

MAXIM

660ns μ P-Compatible, 8-Bit ADC with Track/Hold

MX7821

General Description

The MX7821 high-speed, microprocessor-compatible (μ P), 8-bit analog-to-digital converter (ADC) is a plug-in upgrade for the industry-standard 7820. The MX7821 uses a half-flash technique, resulting in a 660ns conversion time vs. 1.36 μ s for the 7820. A V_{SS} pin, not supplied by the 7820, supports dual power supplies and bipolar analog inputs.

The MX7821 has track-and-hold function capable of digitizing a 100kHz signal, and is tested for both its static and dynamic capability. The converter- μ P interface appears as a memory location or input/output port that requires no external interface logic. The data outputs use latched, three-state buffered circuitry for direct connection to a μ P data bus or system input port. The MX7821 has an overflow output for cascading devices to attain higher resolution. The ADC's input/reference arrangement enables ratiometric operation. For a detailed description of MX7821 operation, refer to the MX7820 data sheet.

Applications

Digital-Signal Processing
High-Speed Data Acquisition
Telecommunications
High-Speed Servo Loops
Audio Systems

Features

- ◆ 660ns Conversion Time
- ◆ 20-Pin Narrow DIP Package
- ◆ No External Clock
- ◆ Pin-Compatible Upgrade for Industry-Standard 7820
- ◆ 100kHz Input Signal Bandwidth
- ◆ Bipolar/Unipolar Inputs
- ◆ Single +5V or Dual \pm 5V Supplies
- ◆ Ratiometric Reference Inputs
- ◆ Static and Dynamic Tested
- ◆ Internal Track/Hold


Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
|------------|-----------------|----------------|
| MX7821KN | 0°C to +70°C | 20 Plastic DIP |
| MX7821KR | 0°C to +70°C | 20 Wide SO |
| MX7821KP | 0°C to +70°C | 20 PLCC |
| MX7821K/D | 0°C to +70°C | Dice* |
| MX7821BQ | -40°C to +85°C | 20 CERDIP |
| MX7821KEWP | -40°C to +85°C | 20 Wide SO |
| MX7821TE | -55°C to +125°C | 20 LCC** |
| MX7821TQ | -55°C to +125°C | 20 CERDIP** |


* Contact factory for dice specifications.

** Contact factory for availability and processing to MIL-STD-883.

Functional Diagram



Pin Configurations


MAXIM

Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free samples or literature.

MX7821

660ns μ P-Compatible, 8-Bit ADC with Track/Hold

ABSOLUTE MAXIMUM RATINGS

| | |
|---|--|
| V _{DD} to GND | -0.3V to +7V |
| V _{SS} to GND | +0.3V to -7V |
| Digital Output Voltage to GND (Pins 2-5, 9, 14-16, 18) | -0.3V to V _{DD} +0.3V |
| VREF+ to AGND | V _{SS} -0.3V to V _{DD} +0.3V |
| VREF- to AGND | V _{SS} -0.3V to V _{DD} +0.3V |
| V _{IN} to GND | V _{SS} -0.3V to V _{DD} +0.3V |
| Continuous Power Dissipation (any package) to +75°C | 1000mW |
| derate above +75°C by | 10mW/°C |

Operating Temperature Ranges:

| | |
|--------------------------------------|-----------------|
| MX7821K | 0°C to +70°C |
| MX7821B | -40°C to +85°C |
| MX7821T | -55°C to +125°C |
| Storage Temperature Range | -65°C to +150°C |
| Lead Temperature (soldering, 10 sec) | +300°C |

Stresses beyond those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{DD} = +5V \pm 5%; GND = 0V; Unipolar Input Range: V_{SS} = 0V, VREF+ = 5V, VREF- = 0V; Bipolar Input Range: V_{SS} = -5V \pm 5%, VREF+ = 2.5V, VREF- = -2.5V; specifications apply for RD mode, Pin 7 = 0V; T_A = T_{MIN} to T_{MAX}, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------------|-----------------|---|-----------------|------|-----------------|------------|
| UNIPOLAR INPUT RANGE | | | | | | |
| Resolution | N | | 8 | | | Bits |
| Total Unadjusted Error (Note 2) | TUE | | | | ± 1 | LSB |
| No Missing Codes Resolution | | | 8 | | | Bits |
| BIPOLAR INPUT RANGE | | | | | | |
| Resolution | N | | 8 | | | Bits |
| Zero-Code Error | | | | | ± 1 | LSB |
| Full-Scale Error | | | | | ± 1 | LSB |
| Signal-to-Noise Ratio | SNR | V _{IN} = 99.85kHz full-scale sine wave with f _{SAMPLING} = 500kHz | 45 | | | dB |
| Total Harmonic Distortion | THD | V _{IN} = 99.85kHz full-scale sine wave with f _{SAMPLING} = 500kHz | | | -50 | dB |
| Peak Harmonic or Spurious Noise | | V _{IN} = 99.85kHz full-scale sine wave with f _{SAMPLING} = 500kHz | | | -50 | dB |
| Intermodulation Distortion | IMD | f _a (84.72kHz) and f _b (94.97kHz) full-scale sine waves with f _{SAMPLING} = 500kHz | 2nd-order terms | | -50 | dB |
| | | | 3rd-order terms | | -50 | |
| Slew Rate, Tracking | | | | 2.36 | 1.6 | V/ μ s |
| REFERENCE INPUT | | | | | | |
| Input Resistance | | Resistance between VREF+ and VREF- | 1 | | 4 | k Ω |
| VREF+ Input Range | | | VREF- | | V _{DD} | V |
| VREF- Input Range | | | V _{SS} | | VREF+ | V |
| ANALOG INPUT | | | | | | |
| Input Voltage Range | | | VREF- | | VREF+ | V |
| Input Leakage Current | | -5V \leq V _{IN} \leq 5V | | | ± 3 | μ A |
| Input Capacitance | C _{IN} | | | 32 | | pF |

660ns μ P-Compatible, 8-Bit ADC with Track/Hold

MX7821

ELECTRICAL CHARACTERISTICS (continued)

(V_{DD} = +5V \pm 5%; GND = 0V; Unipolar Input Range: V_{SS} = 0V, VREF+ = 5V, VREF- = 0V; Bipolar Input Range: V_{SS} = -5V \pm 5%, VREF+ = 2.5V, VREF- = -2.5V; specifications apply for RD mode, Pin 7 = 0V; T_A = T_{MIN} to T_{MAX}, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|------------------|--|------------|------------|-----------|---------|
| LOGIC INPUTS | | | | | | |
| Input High Voltage | V _{INH} | CS, WR, RD | 2.4 | | | V |
| | | MODE | 3.5 | | | |
| Input Low Voltage | V _{INL} | CS, WR, RD | | | 0.8 | V |
| | | MODE | | | 1.5 | |
| Input High Current | I _{INH} | CS, RD | | | 1 | μ A |
| | | WR | | | 3 | |
| | | MODE | 50 | | 200 | |
| Input Low Current | I _{INL} | | | | -1 | μ A |
| Input Capacitance (Note 3) | C _{IN} | | | 5 | 8 | pF |
| LOGIC OUTPUTS | | | | | | |
| Output Low Voltage | V _{OL} | D7-D0, INT, OFL; I _{SINK} = 1.6mA | | | 0.4 | V |
| | | RDY; I _{SINK} = 2.6mA | | | 0.4 | |
| Output High Voltage | V _{OH} | D7-D0, INT, OFL; I _{SOURCE} = -360 μ A | 4.0 | | | V |
| Floating State Leakage Current | I _{LKG} | D7-D0, RDY | | | \pm 3 | μ A |
| Floating State Output Capacitance (Note 3) | C _{OUT} | D7-D0, RDY | | 5 | 8 | pF |
| POWER REQUIREMENTS | | | | | | |
| Supply Current | I _{DD} | CS = RD = 0V | MX7821K | | 15 | mA |
| | | | MAX7821B/T | | 20 | |
| | I _{SS} | | | | 100 | μ A |
| Power Dissipation | P _D | | | 50 | | mW |
| Power-Supply Sensitivity | PSR | V _{DD} = 4.75V to 5.25V, VREF+ = 4.75V MAX for unipolar mode | | \pm 1/16 | \pm 1/4 | LSB |

Note 1: Performance over power-supply tolerance guaranteed by power-supply rejection test.

Note 2: Total Unadjusted Error includes relative accuracy, zero-code error, and full-scale error.

Note 3: Guaranteed by design.

TIMING CHARACTERISTICS

(V_{DD} = +5V, V_{SS} = 0V or -5V, Unipolar or Bipolar Input Range, T_A = +25°C, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------|------------------|---|-----------|-----|-----|-------|
| CS to RD/WR Setup Time | t _{CSS} | | 0 | | | ns |
| CS to RD/WR Hold Time | t _{CSH} | | 0 | | | ns |
| CS to RDY Delay (Note 4) | t _{RDY} | T _A = +25°C | | | 70 | ns |
| | | T _A = T _{MIN} to T _{MAX} | MX7821B/K | | 85 | |
| | | | MX7821T | | 100 | |
| Conversion Time (RD Mode) | t _{CRD} | T _A = +25°C | | | 700 | ns |
| | | T _A = T _{MIN} to T _{MAX} | MX7821B/K | | 875 | |
| | | | MX7821T | | 975 | |

660ns μ P-Compatible, 8-Bit ADC with Track/Hold

MX7821

TIMING CHARACTERISTICS (continued)

(V_{DD} = +5V, V_{SS} = 0V or -5V, Unipolar or Bipolar Input Range, T_A = +25°C, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|--------------------|--|----------------------|-------|----------------------|-------|
| Data-Access Time (RD Mode) (Note 5) | t _{ACC0} | T _A = +25°C, C _L = 20pF | | | t _{CRD} +25 | ns |
| | | T _A = T _{MIN} to T _{MAX} , C _L = 20pF | MX7821B/K | | t _{CRD} +30 | |
| | | | MX7821T | | t _{CRD} +35 | |
| | | T _A = +25°C, C _L = 100pF | MX7821B/K | | t _{CRD} +50 | |
| MX7821T | | | t _{CRD} +75 | | | |
| RD to INT Delay (RD Mode) | t _{INTH} | T _A = +25°C, C _L = 50pF | | 50 | 80 | ns |
| | | T _A = T _{MIN} to T _{MAX} , C _L = 50pF | MX7821B/K | | 85 | |
| | | | MX7821T | | 90 | |
| Data-Hold Time (Note 6) | t _{DH} | T _A = +25°C | | | 60 | ns |
| | | T _A = T _{MIN} to T _{MAX} | MX7821B/K | | 70 | |
| | | | MX7821T | | 80 | |
| Delay Time Between Conversions | t _p | T _A = +25°C | | 350 | | ns |
| | | T _A = T _{MIN} to T _{MAX} | MX7821B/K | | 425 | |
| | | | MX7821T | | 500 | |
| Write Pulse Width | t _{WR} | T _A = +25°C | | 0.250 | 10 | μs |
| | | T _A = T _{MIN} to T _{MAX} | MX7821B/K | | 0.325 | |
| | | | MX7821T | | 0.400 | 10 |
| Delay Time Between WR and RD Pulses | t _{RD} | T _A = +25°C | | 250 | | ns |
| | | T _A = T _{MIN} to T _{MAX} | MX7821B/K | | 350 | |
| | | | MX7821T | | 450 | |
| RD Pulse Width (WR-RD Mode) Determined by t _{ACC1} | t _{READ1} | T _A = +25°C (Figure 3) | | 160 | | ns |
| | | T _A = T _{MIN} to T _{MAX} (Figure 3) | MX7821B/K | | 205 | |
| | | | MX7821T | | 240 | |
| Data-Access Time (WR-RD Mode) (Note 5) | t _{ACC1} | T _A = +25°C, C _L = 20pF (Figure 3) (Note 3) | | | 160 | ns |
| | | T _A = T _{MIN} to T _{MAX} , C _L = 20pF (Figure 3) (Note 3) | MX7821B/K | | 205 | |
| | | | MX7821T | | 240 | |
| | | T _A = +25°C, C _L = 100pF (Figure 3) | MX7821B/K | | 185 | |
| MX7821T | | | 275 | | | |
| RD to INT Delay | t _{RI} | T _A = +25°C | | | 150 | ns |
| | | T _A = T _{MIN} to T _{MAX} | MX7821B/K | | 185 | |
| | | | MX7821T | | 220 | |
| WR to INT Delay | t _{INTL} | T _A = +25°C, C _L = 50pF | | 380 | 500 | ns |
| | | T _A = T _{MIN} to T _{MAX} , C _L = 50pF | MX7821B/K | | 610 | |
| | | | MX7821T | | 700 | |

660ns μ P-Compatible, 8-Bit ADC with Track/Hold

MX7821

TIMING CHARACTERISTICS (continued)

($V_{DD} = +5V$, $V_{SS} = 0V$ or $-5V$, Unipolar or Bipolar Input Range, $T_A = +25^\circ C$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|-------------|--|-----------|-----|-----|-------|
| \overline{RD} Pulse Width (WR-RD Mode) Determined by t_{ACC2} | t_{READ2} | $T_A = +25^\circ C$ (Figure 4) | | | 65 | ns |
| | | $T_A = T_{MIN}$ to T_{MAX} (Figure 4) | MX7821B/K | | 75 | |
| | | | MX7821T | | 85 | |
| Data-Access Time (WR-RD Mode) (Note 5) | t_{ACC2} | $T_A = +25^\circ C$, $C_L = 20pF$ (Figure 4) (Note 3) | | | 65 | ns |
| | | $T_A = T_{MIN}$ to T_{MAX} , $C_L = 20pF$ (Note 3) | MX7821B/K | | 75 | |
| | | | MX7821T | | 85 | |
| | | $T_A = +25^\circ C$, $C_L = 100pF$ (Figure 4) | | | 90 | |
| | | $T_A = T_{MIN}$ to T_{MAX} , $C_L = 100pF$ (Figure 4) | MX7821B/K | | 110 | |
| MX7821T | | | 130 | | | |
| \overline{WR} to \overline{INT} Delay (Stand-Alone Operation) | t_{HWR} | $T_A = +25^\circ C$, $C_L = 50pF$ | | | 80 | ns |
| | | $T_A = T_{MIN}$ to T_{MAX} , $C_L = 50pF$ | MX7821B/K | | 100 | |
| | | | MX7821T | | 120 | |
| Data-Access Time After \overline{INT} (Stand-Alone Operation) (Note 5) | t_{ID} | $T_A = +25^\circ C$, $C_L = 20pF$ (Note 3) | | | 30 | ns |
| | | $T_A = T_{MIN}$ to T_{MAX} , $C_L = 20pF$ (Note 3) | MX7821B/K | | 35 | |
| | | | MX7821T | | 40 | |
| | | $T_A = +25^\circ C$, $C_L = 100pF$ | | | 45 | |
| | | $T_A = T_{MIN}$ to T_{MAX} , $C_L = 100pF$ | MX7821B/K | | 60 | |
| MX7821T | | | 70 | | | |

Note 3: Guaranteed by design.

Note 4: $C_L = 50pF$ and $R_L = 5k\Omega$ pull-up resistor.

Note 5: See Figure 1 for load circuit. Parameter defined as the time required for the output to cross $+0.8V$ or $+2.4V$.

Note 6: See Figure 2 for load circuit. Parameter defined as the time required for data lines to change $0.5V$.




Figure 1. Load Circuits for Data-Access Time Test




Figure 2. Load Circuits for Data-Hold Time Test

**660ns μ P-Compatible,
8-Bit ADC with Track/Hold**




Figure 3. WR-RD Mode Timing ($t_{RD} < t_{INTL}$)




Figure 6. WR-RD Mode Stand-Alone Operation ($CS = \overline{RD} = 0$)




Figure 4. WR-RD Mode Timing ($t_{RD} > t_{INTL}$)





Figure 5. RD Mode

Pin Configurations (continued)





For application information, refer to the MX7820 data sheet.

660ns μ P-Compatible, 8-Bit ADC with Track/Hold

Package Information


MX7821



MX7821

**660ns μ P-Compatible,
8-Bit ADC with Track/Hold**

Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1995 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products.