$Q$
High-speed CMOS
QS3245 QuickSwitch Buffers

## FEATURES/BENEFITS

- $5 \Omega$ switches connect inputs to outputs
- Pin compatible to the $74 \mathrm{~F} 245,74 \mathrm{FCT} 245$, and 74FCT245T
- Low power CMOS proprietary technology

DESCRIPTION
The QS3245 provides a set of eight high-speed CMOS TT-compatible bus switches in a pinout compatible with 74FCT245, 74F245, 74ALS/AS/LS245 8-bit transceivers. The low on resistance ( 5 ohms ) of the 3245 allows inputs to be connected outputs without adding propagation delay and without generating additional ground bounce noise. The Output enable (/OE) signal turns the switches on similar to the /OE signal of the $74^{\prime} 245$.

## FUNCTIONAL BLOCK DIAGRAM



3245 PINOUT

PDIP, SOIC, QSOP


ALL PINS TOP VIEW

3245 PIN DESCRIPTION

| Name | Description |
| :---: | :--- |
| $\overline{\mathrm{OE}}$ | Output Enable |
| An | Data I/O's |
| Bn | Data I/O's |

3245 FUNCTION TABLE

| $\overline{\overline{O E}}$ | OUTPUTS |
| :---: | :---: |
| $H$ | Disconnected |
| $L$ | $A n=B n$ |

2-10 QUALITY SEMICONDUCTOR, INC. MDSL-00038-00

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage to Ground................................ -0.5 V to +7.0 V
DC Switch Voltage $V_{S}$. -0.5 V to +7.0 V
DC Input Voltage $V_{1}$ $\qquad$
......................... -0.5 V to +7.0 V
AC Input Voltage (for a pulse width 20 ns ) ....... -3.0V
DC Channel Current Max. current/pin. 120 mA
Maximum Power Dissipation................................................ 0.5 watts
$T_{S T G}$ Storage Temperature............................................... $-65^{\circ}$ to $+165^{\circ} \mathrm{C}$

## CAPACITANCE

$T A=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}, \mathrm{Vin}=0 \mathrm{~V}$, Vout $=0 \mathrm{~V}$

| Pins | SOIC |  | QSOP |  | PDIP |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ | Max | Typ | Max | Typ | Max |  |
| Controls | 3 | 4 | 3 | 4 | 4 | 5 | pF |
| QuickSwitch Channels | 7 | 8 | 7 | 8 | 8 | 9 |  |

Note: Capacitance is characterized but not tested

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}_{ \pm} 5 \% \quad$ Military $T_{A}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vih | Input HIGH Voltage | Guaranteed Logic HIGH for Control Inputs | 2.0 | - | $\bullet$ | Volts |
| Vii | Input LOW Voltage | Guaranteed Logic LOW for Control Inputs | - | - | 0.8 | Volts |
| \| lin | | Input Leakage Current | $0 \leq \operatorname{Vin} \leq \mathrm{Vcc}$ | - | - | 5 | $\mu \mathrm{A}$ |
| \| loz1 | Off State Current ( $\mathrm{Hi}-\mathrm{Z}$ ) | $0 \leq A, B \leq V c c$ | - | - | 5 | $\mu \mathrm{A}$ |
| \| los | | Short Circuit Current (2) | $A(B)=0 V, B(A)=V c c$ |  | 300 |  | mA |
| Ron | Switch On Resistance (Note 3) | $\begin{array}{r} \mathrm{Vcc}=\mathrm{Min}, \mathrm{Vin}=0.0 \text { Volts } \\ \mathrm{lon}=30 \mathrm{~mA} \end{array}$ | - | 5 | 7 | $\Omega$ |
|  |  | $\begin{array}{r} \mathrm{Vcc}=\mathrm{Min}, \mathrm{Vin}=2.4 \mathrm{Volts} \\ \mathrm{Ion}=15 \mathrm{~mA} \end{array}$ | - | 10 | 15 |  |

Notes:

1. Typical values indicate $V_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $T_{\mathrm{a}}=25^{\circ} \mathrm{C}$.
2. Not more than one output should be used to test this high power condition, and the duration is 1 second.
3. Measured by voltage drop between $A$ and $B$ pin at indicated current through the switch. On resistance is determined by the lower of the voltages on the two pins.
4. During input/output leakage testing all pins are at a High or Low state, and the OE control is High.

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions (1) | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Quiescent Power <br> Supply Current | $\mathrm{Vcc}=\mathrm{MAX}, \mathrm{Vi}=\mathrm{GND}$ or Vcc, <br> $\mathrm{f}=0$ | - | - | 2.5 | mA |
| slcc | Pwr Supply Current, <br> per Input High (2) | $\mathrm{Vcc}=$ MAX, Input $=3.4 \mathrm{~V}, \mathrm{f}=0$ <br> Per control input | - | - | 3.5 | mA |
| Qccd | Dynamic Pwr Supply <br> Current per MHz (3) | Vcc = MAX, A \& B pins open, <br> Control input toggling <br> © $50 \%$ duty cycle | - | - | 0.25 | mA |
| MHz |  |  |  |  |  |  |

Notes:

1. For conditions shown as MIN or MAX use the appropriate values specified under DC specifications.
2. Per TTL driven input ( $\mathrm{Vi}=3.4 \mathrm{~V}$, control inputs only). A and B pins do not contribute to lcc
3. Guaranteed by design. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The $A$ and $B$ inputs generate no significant $A C$ or $D C$ currents as they transition.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}_{ \pm} 5 \%$ Military $T_{A}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V}_{ \pm} 10 \%$ Cload $=50 \mathrm{pF}$, Rload $=500$ unless otherwise noted.

| Symbol | Description | Note | Com |  | Mil |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| t AB | Data Propagation Delay An to/from Bn | 1,2,3 |  | 0.25 |  | 0.25 | ns |
| IOEY | Switch Turn On Delay OE to $\mathrm{An} / \mathrm{Bn}$ | 1 | 0.5 | 5.6 | 0.5 | 6.6 | ns |
| $\begin{aligned} & \mathrm{tPLZ} \\ & \mathrm{tPHZ} \end{aligned}$ | Switch Turn Off Delay $\overline{O E}$ to $\mathrm{An} / \mathrm{Bn}$ | 1,2 | 0.5 | 4.5 | 0.5 | 5.5 | ns |

## Notes

1. See Test Circuit and Waveforms. Minimums guaranteed but not tested.

2 This parameter is guaranteed by design but not tested.
3 The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

