

DESCRIPTION

These monolithic, high-speed, dual, edge-triggered flip-flops utilize TTL circuitry to perform D-type flip-flop logic. Each flip-flop has individual clear and preset inputs, and also complementary Q and \bar{Q} outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect.

These circuits are fully compatible for use with most TTL or DTL circuits. Input clamping diodes are provided to minimize transmission line effects and thereby simplify systems design. A full fan-out to 10 normalized Series 54H/74H loads is available from each of the outputs in the low-level condition. In the high-level state, a fan-out of 20 is available to facilitate tying unused inputs to used inputs. Maximum clock frequency is 35 megahertz, with a typical power dissipation of 75 milliwatts per flip-flop.

TRUTH TABLE

LOGIC


(Each Flip-Flop)		
t_n	t_{n+1}	
Input D	Output Q	Output \bar{Q}
L	L	H
H	H	L

H = High Level, L = Low Level

NOTES:

- t_n = bit time before clock pulse
- t_{n+1} = bit time after clock pulse


PIN CONFIGURATIONS



ASYNCHRONOUS INPUTS

Low input to preset sets Q to high level
 Low input to clear sets Q to low level
 Preset and clear are independent of clock

SCHEMATIC (each flip-flop)



NOTE: Component values shown are nominal.

