

- Independent Read/Write Addressing Permits Simultaneous Reading and Writing
- Organized as Eight Words of Two Bits Each
- Fast Access Times:
 - From Read Enable . . . 15 ns Typical
 - From Read Select . . . 33 ns Typical
- 3-State Outputs Simplify Use in Bus-Organized Systems
- Applications:
 - Stacked Data Registers
 - Scratch-Pad Memory
 - Buffer Storage Between Processors
 - Fast Multiplication Schemes

description

The SN74172, containing the equivalent of 201 gates on a monolithic chip, is a high-performance 16-bit register file organized as eight words of two bits each.

Multiple address decoding circuitry is used so that the read and write operation can be performed independently on two word locations. This provides a true simultaneous read/write capability. Basically, the file consists of two distinct sections (see Figure 1).


Section 1 permits the writing of data into any two-bit word location while reading two bits of data from another location simultaneously. To provide this flexibility, independent decoding is incorporated.

Section 2 of the register file is similar to section 1 with the exception that common read/write address circuitry is employed. This means that section 2 can be utilized in one of three modes:


- 1) Writing new data into two bits
- 2) Reading from two bits
- 3) Writing into and simultaneously reading from the same two bits.

Regardless of the mode, the operation of section 2 is entirely independent of section 1.


SN74172 . . . N PACKAGE
(TOP VIEW)



schematics of inputs and outputs



logic symbol†



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74172

16-BIT MULTIPLE-PORT REGISTER FILE WITH 3-STATE OUTPUTS

description (continued)

The three-state outputs of this register file permit connection of up to 129 compatible outputs and one Series 54/74 high-logic-level load to a common system bus. The outputs are controlled by the read-enable circuitry so that they operate as standard TTL totem-pole outputs when the appropriate read-enable input is low or they are placed in a high-impedance state when the associated read-enable input is at a high logic level. To minimize the possibility that two outputs from separate register files will attempt to take a common bus to opposite logic levels, the read-enable circuitry is designed such that disable times are shorter than enable times.

All inputs are buffered to lower the drive requirements of the clock, read/write address, and write-enable inputs to one normalized Series 54/74 load, and of all other inputs to one-half of one normalized Series 54/74 load.

Functions of the inputs and outputs of the SN74172 are as shown in the following table.

| FUNCTION | SECTION 1 | SECTION 2 | DESCRIPTION |
|---------------|------------------|---------------------------|---|
| Write Address | 1W0, 1W1, 1W2 | 2W/R0, 2W/R1, 2W/R2 | Binary write address selects one of eight two-bit word locations. |
| Write Enable | $\overline{1GW}$ | $\overline{2GW}$ | When low, permits the writing of new data into the selected word location on a positive transition of the clock input. |
| Data Inputs | 1DA, 1DB | 2DA, 2DB | Data at these inputs is entered on a positive transition of the clock input into the location selected by the write address inputs if the write enable input is low. Since the two sections are independent, it is possible for both write functions to be activated with both write addresses selecting the same word location. If this occurs and the information at the data inputs is not the same for both sections (i.e., $1DA \neq 2DA$ and/or $1DB \neq 2DB$) the low-level data will predominate in each bit and be stored. |
| Read Address | 1R0, 1R1, 1R2 | Common with write address | Binary write address selects one of eight two-bit word locations. |
| Read Enable | $\overline{1GR}$ | $\overline{2GR}$ | When read enable is low, the outputs assume the levels of the data stored in the location selected by read address inputs. When read enable is high, the associated outputs remain in the high-impedance state and neither significantly load nor drive the lines to which they are connected. |
| Data Outputs | 1QA, 1QB | 2QA, 2QB | |
| Clock | CK | | The positive-going transition of the clock input will enter new data into the addressed location if the write enable input is low. The clock is common to both sections. |



SN74172
16-BIT MULTIPLE-PORT REGISTER FILE WITH 3-STATE OUTPUTS




FIGURE 1

SN74172

16-BIT MULTIPLE-PORT REGISTER FILE WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| | |
|--------------------------------------|----------------|
| Supply voltage (see Note 1) | 7 V |
| Input voltage | 5.5 V |
| Output voltage (see Note 2) | 5.5 V |
| Operating free-air temperature range | 0°C to 70°C |
| Storage temperature | -65°C to 150°C |

- NOTES: 1. Voltage values are with respect to network ground terminal.
 2. This is the maximum voltage which should be applied to any output when it is in the high-impedance state.

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|---|-----------------|------------------------|------|------|
| Supply voltage, V_{CC} | 4.75 | 5 | 5.25 | V |
| High-level output current, I_{OH} | | | -5.2 | mA |
| Low-level output current, I_{OL} | | | 16 | mA |
| Clock frequency, f_{clock} | 0 | | 20 | MHz |
| Width of clock pulse, $t_w(\text{clock})$ | 25 | | | ns |
| Setup time, t_{SU} (see Figure 1) | Write select | $t_w(\text{clock})+10$ | | ns |
| | High-level data | 30 | | |
| | Low-level data | 45 | | |
| | Write enable | 35 | | |
| Hold time, t_H (see Figure 1) | Write select | 0 | | ns |
| | Write enable | 0 | | |
| Data release time, $t_{release}$ (see Figure 1) | High-level data | 0 | | ns |
| | Low-level data | 0 | | |
| Operating free-air temperature, T_A | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS [†] | MIN | TYP [‡] | MAX | UNIT |
|---------------------|---|---|-----|------------------|------|---------------|
| V_{IH} | High-level input voltage | | 2 | | | V |
| V_{IL} | Low-level input voltage | | | 0.8 | | V |
| V_{IK} | Input clamp voltage | $V_{CC} = \text{MIN}$, $I_I = -12 \text{ mA}$ | | | -1.5 | V |
| V_{OH} | High-level output voltage | $V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -5.2 \text{ mA}$ | 2.4 | 3 | | V |
| V_{OL} | Low-level output voltage | $V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 16 \text{ mA}$ | | 0.2 | 0.4 | V |
| $I_{O(\text{off})}$ | Off-state (high-impedance state) output current | $V_{CC} = \text{MAX}$, $V_O = 2.4 \text{ V}$ | | | 40 | μA |
| | | $V_{CC} = \text{MAX}$, $V_O = 0.4 \text{ V}$ | | | -40 | |
| I_I | Input current at maximum input voltage | $V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$ | | | 1 | mA |
| I_{IH} | High-level input current | $V_{CC} = \text{MAX}$, $V_I = 2.4 \text{ V}$ | | | 40 | μA |
| I_{IL} | Low-level input current | 2W/R0, 2W/R1, 2W/R2, 1GW, 2GW, or clock | | | -1.6 | mA |
| | | Any other input | | | -0.8 | |
| I_{OS} | Short-circuit output current [§] | $V_{CC} = \text{MAX}$ | -18 | | -55 | mA |
| I_{CC} | Supply current | $V_{CC} = \text{MAX}$, All inputs at 4.5 V, Outputs open | | 112 | 170 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

[§] Not more than one output should be shorted at a time.




SN74172

16-BIT MULTIPLE-PORT REGISTER FILE WITH 3-STATE OUTPUTS

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, $R_L = 400\ \Omega$

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------|---|---|--|-----|-----|------|
| f_{max} | Maximum clock frequency | $C_L = 50\ \text{pF}$, See Figure 2 | 20 | | | MHz |
| t_{PLH} | Propagation delay time, low-to-high-level output from read select | | | 33 | 45 | ns |
| t_{PHL} | Propagation delay time, high-to-low-level output from read select | | | 30 | 45 | |
| t_{PLH} | Propagation delay time, low-to-high-level output from clock | | | 35 | 50 | ns |
| t_{PHL} | Propagation delay time, high-to-low-level output from clock | | | 35 | 50 | |
| t_{PZH} | Output enable time to high level | | $C_L = 5\ \text{pF}$, See Figure 2 | | 14 | 30 |
| t_{PZL} | Output enable time to low level | | | 16 | 30 | |
| t_{PHZ} | Output disable time from high level | | | 6 | 20 | ns |
| t_{PLZ} | Output disable time from low level | | | 11 | 20 | |

PARAMETER MEASUREMENT INFORMATION




SWITCHING TIMES FROM CLOCK INPUT

VOLTAGE WAVEFORMS

FIGURE 2

SN74172
16-BIT MULTIPLE-PORT REGISTER FILE WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



ENABLE AND DISABLE TIMES FROM READ ENABLE

- NOTES: A. Input waveforms are supplied by pulse generators having the following characteristics: $t_r \leq 7$ ns, $t_f \leq$ ns, PRR = 1 MHz, $Z_{out} \approx 50 \Omega$.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled. Waveform 2 is for an output with internal conditions such that the output is high except when disabled.
- C. Write select setup time, as specified, will protect data written into previous address.
- D. Load circuit is shown on page .

VOLTAGE WAVEFORMS

FIGURE 2 (continued)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.