

**SN74SSTV32867**  
**26-BIT REGISTERED BUFFER**  
**WITH SSTL\_2 INPUTS AND LVCMOS OUTPUTS**  
SCES362B – OCTOBER 2001 – REVISED MAY 2002

- Member of the Texas Instruments Widebus+™ Family
- Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated DIMM Load
- Supports SSTL\_2 Data Inputs
- Differential Clock (CLK and  $\overline{\text{CLK}}$ ) Inputs
- Supports LVCMOS Switching Levels on the  $\overline{\text{RESET}}$  Input
- $\overline{\text{RESET}}$  Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## description

This 26-bit registered buffer is designed for 2.3-V to 2.7-V  $V_{CC}$  operation.

All inputs are SSTL\_2, except the LVCMOS reset ( $\overline{\text{RESET}}$ ) input. All outputs are edge-controlled LVCMOS circuits optimized for unterminated DIMM loads.

The SN74SSTV32867 operates from a differential clock (CLK and  $\overline{\text{CLK}}$ ). Data are registered at the crossing of CLK going high and  $\overline{\text{CLK}}$  going low.

The device supports low-power standby operation. When  $\overline{\text{RESET}}$  is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage ( $V_{REF}$ ) inputs are allowed. In addition, when  $\overline{\text{RESET}}$  is low, all registers are reset and all outputs are forced low. The LVCMOS  $\overline{\text{RESET}}$  always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied,  $\overline{\text{RESET}}$  must be held in the low state during power up.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

**SN74SSTV32867**  
**26-BIT REGISTERED BUFFER**  
**WITH SSTL\_2 INPUTS AND LVCMOS OUTPUTS**

SCES362B – OCTOBER 2001 – REVISED MAY 2002



**terminal assignments**

	1	2	3	4	5	6
A	D1	V <sub>CC</sub>	GND	V <sub>DDQ</sub>	Q1	Q2
B	D3	D2	V <sub>REF</sub>	GND	Q3	Q4
C	D5	D4	NC	GND	Q5	Q6
D	D7	D6	GND	V <sub>DDQ</sub>	Q7	Q8
E	D9	D8	V <sub>CC</sub>	GND	Q9	V <sub>DDQ</sub>
F	D11	D10	GND	V <sub>DDQ</sub>	Q10	GND
G	D13	D12	V <sub>CC</sub>	V <sub>DDQ</sub>	Q12	Q11
H	D15	D14	GND	GND	GND	Q13
J	CLK	NC	GND	GND	GND	Q14
K	CLK	RESET	V <sub>CC</sub>	V <sub>DDQ</sub>	Q15	Q16
L	D16	D17	GND	V <sub>DDQ</sub>	Q17	GND
M	D18	D19	V <sub>CC</sub>	GND	Q18	V <sub>DDQ</sub>
N	D20	D21	GND	V <sub>DDQ</sub>	Q20	Q19
P	D22	D23	NC	GND	Q22	Q21
R	D24	D25	NC	GND	Q24	Q23
T	D26	V <sub>CC</sub>	GND	V <sub>DDQ</sub>	Q26	Q25

**ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	LFBGA – GKE	Tape and reel	SN74SSTV32867GKER	SV867


† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

**FUNCTION TABLE**

INPUTS				OUTPUT
RESET	CLK	CLK	D	Q
H	↑	↓	H	H
H	↑	↓	L	L
H	L or H	L or H	X	Q <sub>0</sub>
L	X or floating	X or floating	X or floating	L



**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ or $V_{DDQ}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{DDQ} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DDQ}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{DDQ}$ ) .....	$\pm 50$ mA
Continuous current through each $V_{CC}$ , $V_{DDQ}$ , or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 3) .....	40°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 3.6 V maximum.  
 3. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN74SSTV32867**  
**26-BIT REGISTERED BUFFER**  
**WITH SSTL\_2 INPUTS AND LVCMOS OUTPUTS**

SCES362B – OCTOBER 2001 – REVISED MAY 2002

**recommended operating conditions (see Note 4)**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	V <sub>DDQ</sub>		2.7	V
V <sub>DDQ</sub>	Output supply voltage	2.3		2.7	V
V <sub>REF</sub>	Reference voltage (V <sub>REF</sub> = V <sub>DDQ</sub> /2)	1.15	1.25	1.35	V
V <sub>TT</sub>	Termination voltage	V <sub>REF</sub> -40mV	V <sub>REF</sub>	V <sub>REF</sub> +40mV	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>IH</sub>	AC high-level input voltage	Data input	V <sub>REF</sub> +310mV		V
V <sub>IL</sub>	AC low-level input voltage	Data input		V <sub>REF</sub> -310mV	V
V <sub>IH</sub>	DC high-level input voltage	Data input	V <sub>REF</sub> +150mV		V
V <sub>IL</sub>	DC low-level input voltage	Data input		V <sub>REF</sub> -150mV	V
V <sub>IH</sub>	High-level input voltage	$\overline{\text{RESET}}$	1.7		V
V <sub>IL</sub>	Low-level input voltage	$\overline{\text{RESET}}$		0.7	V
V <sub>ICR</sub>	Common-mode input voltage range	CLK, $\overline{\text{CLK}}$	0.97	1.53	V
V <sub>I(PP)</sub>	Peak-to-peak input voltage	CLK, $\overline{\text{CLK}}$	360		mV
I <sub>OH</sub>	High-level output current			-8	mA
I <sub>OL</sub>	Low-level output current			8	mA
T <sub>A</sub>	Operating free-air temperature	0		70	°C

NOTE 4: The  $\overline{\text{RESET}}$  input of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74SSTV32867**  
**26-BIT REGISTERED BUFFER**  
**WITH SSTL\_2 INPUTS AND LVCMOS OUTPUTS**

SCES362B – OCTOBER 2001 – REVISED MAY 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>IK</sub>		I <sub>I</sub> = -18 mA	2.3 V			-1.2	V
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	2.3 V to 2.7 V	V <sub>DDQ</sub> -0.2			V
		I <sub>OH</sub> = -8 mA	2.3 V	1.7			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	2.3 V to 2.7 V	0.2			V
		I <sub>OL</sub> = 8 mA	2.3 V	0.4			
I <sub>I</sub>	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	2.7 V	±5			μA
I <sub>CC</sub>	Static standby	$\overline{\text{RESET}} = \text{GND}$	2.7 V	40			μA
	Static operating	$\overline{\text{RESET}} = V_{CC}$ , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub>		I <sub>O</sub> = 0	95		
I <sub>CCD</sub>	Dynamic operating – clock only	$\overline{\text{RESET}} = V_{CC}$ , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty cycle	2.5 V	44			μA/ MHz
	Dynamic operating – per each data input	$\overline{\text{RESET}} = V_{CC}$ , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle		I <sub>O</sub> = 0	5		
C <sub>i</sub> ‡	Data inputs	V <sub>I</sub> = V <sub>REF</sub> ± 310 mV	2.5 V	2.5	3.5	4.5	pF
	CLK, $\overline{\text{CLK}}$	V <sub>ICR</sub> = 1.25 V, V <sub>I(PP)</sub> = 360 mV		4	4.5	5	
	$\overline{\text{RESET}}$	V <sub>I</sub> = V <sub>CC</sub> or GND		3.9	5	5.5	

† All typical values are at V<sub>CC</sub> = 2.5 V, T<sub>A</sub> = 25°C.

‡ Measured with 50-MHz input frequency

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	MAX	
f <sub>clock</sub>	Clock frequency		200		MHz
t <sub>w</sub>	Pulse duration		2.5		ns
					CLK, $\overline{\text{CLK}}$ high or low
t <sub>act</sub>	Differential inputs active time (see Note 5)		22		ns
t <sub>inact</sub>	Differential inputs inactive time (see Note 6)		22		ns
t <sub>su</sub>	Setup time	Fast slew rate (see Notes 7 and 9)	0.75		ns
		Slow slew rate (see Notes 8 and 9)	0.9		
t <sub>h</sub>	Hold time	Fast slew rate (see Notes 7 and 9)	0.75		ns
		Slow slew rate (see Notes 8 and 9)	0.9		
					Data before CLK↑, $\overline{\text{CLK}}$ ↓
					Data after CLK↑, $\overline{\text{CLK}}$ ↓

NOTES: 5. Data inputs must be low a minimum time of t<sub>act</sub> min, after  $\overline{\text{RESET}}$  is taken high.

6. Data and clock inputs must be held at valid levels (not floating) a minimum time of t<sub>inact</sub> min, after  $\overline{\text{RESET}}$  is taken low.

7. Data signal input slew rate ≥ 1 V/ns

8. Data signal input slew rate ≥ 0.5 V/ns and < 1 V/ns

9. CLK,  $\overline{\text{CLK}}$  input slew rates are ≥ 1 V/ns.



**SN74SSTV32867**  
**26-BIT REGISTERED BUFFER**  
**WITH SSTL\_2 INPUTS AND LVCMOS OUTPUTS**

SCES362B – OCTOBER 2001 – REVISED MAY 2002

switching characteristics over recommended operating free-air temperature range,  
 $V_{REF} = V_{DDQ}/2$  and  $C_L = 10$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		UNIT
			MIN	MAX	
$f_{max}$			200		MHz
$t_{pd}$	CLK and $\overline{\text{CLK}}$	Q	1.1	2.8	ns
$t_{PHL}$	$\overline{\text{RESET}}$	Q		5	ns

switching characteristics over recommended operating free-air temperature range,  
 $V_{REF} = V_{DDQ}/2$  and  $C_L = 30$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		UNIT
			MIN	MAX	
$f_{max}$			200		MHz
$t_{pd}$	CLK and $\overline{\text{CLK}}$	Q	1.1	3.8	ns
$t_{PHL}$	$\overline{\text{RESET}}$	Q		5	ns



**PARAMETER MEASUREMENT INFORMATION**




- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B.  $I_{CC}$  tested with clock and data inputs held at  $V_{CC}$  or GND, and  $I_O = 0 \text{ mA}$ .
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ , input slew rate =  $1 \text{ V/ns} \pm 20\%$  (unless otherwise noted).
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $V_{REF} = V_{DDQ}/2$
  - F.  $V_{IH} = V_{REF} + 310 \text{ mV}$  (ac voltage levels) for differential inputs.  $V_{IH} = V_{CC}$  for LVCMOS input.
  - G.  $V_{IL} = V_{REF} - 310 \text{ mV}$  (ac voltage levels) for differential inputs.  $V_{IL} = \text{GND}$  for LVCMOS input.
  - H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pD}$ .

**Figure 1. Load Circuit and Voltage Waveforms**

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. MicroStar BGA™ configuration  
 D. Falls within JEDEC MO-205 variation CC.  
 E. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.

MicroStar BGA is a trademark of Texas Instruments.





## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265