Features

- Supply Voltage up to 40 V
- R_{DSon} Typically 0.5 Ω at 25°C, Maximum 1 Ω at 150°C
- Up to 1.5 A Output Current
- Three Half-bridge Outputs Formed by Three High-side and Three Low-side Drivers
- Capable to Switch all Kinds of Loads Such as DC Motors, Bulbs, Resistors, Capacitors
 and Inductors
- No Shoot-through Current
- Very Low Quiescent Current I_S < 5 μ A in Standby Mode versus Total Temperature Range
- Outputs Short-circuit Protected
- Overtemperature Protection for Each Switch and Overtemperature Prewarning
- Undervoltage Protection
- Various Diagnostic Functions Such as Shorted Output, Open-load, Overtemperature and Power-supply Fail Detection
- Serial Data Interface, Daisy Chain Capable, up to 2 MHz Clock Frequency
- SO14 Power Package

Description

The T6818/T6828 are fully protected driver interfaces designed in 0.8- μ m BCDMOS technology. They are used to control up to 3 different loads by a microcontroller in automotive and industrial applications.

Each of the 3 high-side and 3 low-side drivers is capable to drive currents up to 1.5 A. The drivers are internally connected to form 3 half-bridges and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads such as bulbs, resistors, capacitors and inductors can be combined. The IC design especially supports the application of H-bridges to drive DC motors.

Protection is guaranteed regarding short-circuit conditions, overtemperature and undervoltage. Various diagnostic functions and a very low quiescent current in stand-bymode opens a wide range of applications. Automotive qualification (protection against conducted interferences, EMC protection and 2-kV ESD protection) gives added value and enhanced quality for exacting requirements of automotive applications.



Triple Halfbridge DMOS Output Driver with Serial Input Control

T6818/T6828


Preliminary

Rev. 4530B-BCD-01/03





Figure 1. Block Diagram



Pin Configuration

Figure 2. Pining SO14

-	-		1
GND 🗆	1	14	GND
OUT3 🗆	2	13	
VS 🗆	3	12	
CS 🗆	4	11	⊐ vcc
DI 🗆	5	10] INH
CLK 🗆	6	9	DO
GND 🗆	7	8	GND
L			

Pin Description

Pin	Symbol	Function
1	GND	T6818: ground; reference potential; internal connection to Pin 7, 8 and 14; cooling tab
		T6828: additional connection to heat slug
2	OUT3	Half-bridge output 3; formed by internally connected power MOS high-side switch 3 and low-side switch 3 with internal reverse diodes; short circuit protection; overtemperature protection; diagnosis for short and open load
3	VS	Power supply for output stages OUT1, OUT2 and OUT3, internal supply
4	CS	Chip select input; 5-V CMOS logic level input with internal pull up;
-	00	low = serial communication is enabled, high = disabled
5	DI	Serial data input; 5-V CMOS logic level input with internal pull down; receives serial data from the control device; DI expects a 16-bit control word with LSB being transferred first
6	CLK	Serial clock input; 5-V CMOS logic level input with internal pull down;
0	OLK	controls serial data input interface and internal shift register ($f_{max} = 2 \text{ MHz}$)
7	GND	Ground; see Pin 1
8	GND	Ground; see Pin 1
9	DO	Serial data output; 5-V CMOS logic level tristate output for output (status) register data; sends 16-bit status information to the microcontroller (LSB is transferred first); output will remain tristated unless device is selected by CS = low, therefore, several ICs can operate on one data output line only.
10	INH	Inhibit input; 5-V logic input with internal pull down; low = standby,
10	11 11 1	high = normal operation
11	VCC	Logic supply voltage (5 V)
12	OUT2	Half-bridge output 2; see Pin 2
13	OUT1	Half-bridge output 1; see Pin 2
14	GND	Ground; see Pin 1






Functional Description

Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and are accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, Pin DO is in tristate condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit 0, TP) is transferred first.

Figure 3. Data Transfer



Input Data Protocol

Bit	Input Register	Function
0	SRR	Status register reset (high = reset; the bits PSF, OPL and SCD in the output data register are set to low)
1	LS1	Controls output LS1 (high = switch output LS1 on)
2	HS1	Controls output HS1 (high = switch output HS1 on)
3	LS2	See LS1
4	HS2	See HS1
5	LS3	See LS1
6	HS3	See HS1
7	n. u.	Not used
8	n. u.	Not used
9	n. u.	Not used
10	n. u.	Not used
11	n. u.	Not used
12	n. u.	Not used
13	OCS	Overcurrent shutdown (high = overcurrent shutdown is active)
14	n. u.	Not used
15	n. u.	Not used

Output Data Protocol

Bit	Output (Status) Register	Function
0	TP	Temperature prewarning: high = warning
1	Status LS1	high = output is on, low = output is off; not affected by SRR
2	Status HS1	high = output is on, low = output is off; not affected by SRR
3	Status LS2	Description see LS1
4	Status HS2	Description see HS1
5	Status LS3	Description see LS1
6	Status HS3	Description see HS1
7	n. u.	Not used
8	n. u.	Not used
9	n. u.	Not used
10	n. u.	Not used
11	n. u.	Not used
12	n. u.	Not used
13	SCD	Short circuit detected: set high when at least one high-side or low-side switch is switched off by a short-circuit condition. Bits 1 to 6 can be used to detect the shorted switch.
14	OPL	Open load detected: set high, when at least one active high-side- or low-side switch sinks/sources a current below the open load threshold current.
15	PSF	Power-supply fail: undervoltage at Pin VS detected

After power-on reset, the input register has the following status:

Bit 15	Bit 14	Bit 13 (OCS)	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6 (HS3)	Bit 5 (LS3)	Bit 4 (HS2)	Bit 3 (LS2)	Bit 2 (HS1)	Bit 1 (LS1)	Bit 0 (SRR)
х	х	Н	х	х	х	х	х	х	L	L	L	L	L	L	L

The following patterns are used to enable internal test modes of the IC. It is not recommended to use these patterns during normal operation.

Bit 15	Bit 14	Bit 13 (OCS)	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6 (HS3)	Bit 5 (LS3)	Bit 4 (HS2)	Bit 3 (LS2)	Bit 2 (HS1)	Bit 1 (LS1)	Bit 0 (SRR)
Н	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	L	L
Н	Н	Н	L	L	Н	Н	L	L	L	L	L	L	L	L	L
Н	Н	Н	L	L	L	L	Н	Н	L	L	L	L	L	L	L

Power-supply Fail

In case of undervoltage at Pin VS, the Power-Supply Fail bit (PSF) in the output register is set and all outputs are disabled. To detect an undervoltage, its duration has to last longer than the undervoltage detection delay time t_{dUV} . The outputs are enabled immediately when supply voltage recovers normal operation value. The PSF bit stays high until it is reset by the SRR bit in the input register.



mei
R

Open-load Detection	If the current through a high-side or low-side switch in ON-state stays below the open-
	load detection threshold, the open-load detection bit (OPL) in the output register is set.

The OPL bit stays high until it is reset by the SRR bit in the input register. To detect an open load, its duration has to last longer than the open-load detection delay time t_{dSd} .

Overtemperature Protection If the junction temperature of one or more output stages exceeds the thermal prewarning threshold, T_{jPW set}, the temperature prewarning bit (TP) in the output register is set. When the temperature falls below the thermal prewarning threshold, T_{jPW reset}, the bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word. The status of TP is available at Pin DO with the falling edge of CS. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the status of input and output registers.

If the junction temperature of one or more output stages exceeds the thermal shutdown threshold, $T_{j \text{ switch off}}$, all outputs are disabled and the corresponding bits in the output register are set to low. The outputs can be enabled again when the temperature falls below the thermal shutdown threshold, $T_{j \text{ switchon}}$ and the SRR bit in the input register is set to high. Hysteresis of thermal prewarning and shutdown threshold avoids oscillations.

Short-circuit Protection The output currents are limited by a current regulator. Overcurrent detection is activated by writing a high to the OCS bit in the input register. When the current in an output stage exceeds the overcurrent limitation and shutdown theshold, it is switched off after a delay time (t_{dSd}). The short-circuit detection bit (SCD) is set and the corresponding status bit in the output register is set to low. For OCS = low the overcurrent shutdown is inactive. The SCD bit is also set if the current exceeds the overcurrent limitation and shutdown threshold, but the outputs are not affected. By writing a high to the SRR bit in the input register the SCD bit is reset and the disabled outputs are enabled.

Inhibit

6

0 V applied to Pin 10 (INH) inhibits the T6818/T6828.

All output switches are then turned off and switched to tristate. The data in the output register are deleted. The current consumption is reduced to less than 5 μ A at Pin VS and less than 25 μ A at Pin VCC. The output switches can be activated again by switching Pin 10 (INH) to 5 V which initiates an internal power-on reset.

Absolute Maximum Ratings

All values refer to GND pins

Parameters		Symbol	Value	Unit
Supply voltage	Pin 3	V _{VS}	-0.3 to +40	V
Supply voltage t < 0.5 s; IS > -2 A	Pin 3	V _{VS}	-1	V
Logic supply voltage	Pin 11	V _{VCC}	-0.3 to +7	V
Logic input voltage	Pins 4 to 6, 10	V _{CS} ,V _{DI} , V _{CLK} , V _{INH}	-0.3 to V_{VCC} +0.3	V
Logic output voltage	Pin 9	V _{DO}	-0.3 to V _{VCC} +0.3	V
Input current	Pins 4 to 6, 10	I _{CS} ,I _{DI} , I _{CLK} , I _{INH}	-10 to +10	mA
Output current	Pin 9	I _{DO}	-10 to +10	mA
Output current	Pins 2, 12 and 13	I _{Out3} , I _{Out2,} I _{Out1}	Internally limited, see output specification	
Reverse conducting current (t _{pulse} = 150 μs)	Pins 2, 12 and 13 towards Pin 3	I _{Out3} , I _{Out2,} I _{Out1}	17	A
Junction temperature range		TJ	-40 to +150	°C
Storage temperature range		T _{STG}	-55 to +150	°C

Thermal Resistance

Parameters	Test Conditions	Symbol	Value	Unit	
T6818	· · ·				
lunation nin	Measured to GND	D	20		
Junction pin	Pins 1, 7, 8 and 14	R _{thJP}	30	K/W	
Junction ambient		R _{thJA}	65	K/W	
T6828	· · ·				
Junction pin	Measured to heat slug, GND Pins 1, 7, 8 and 14	R _{thJP}	5	K/W	
Junction ambient		R _{thJA}	30	K/W	

Operating Range

Parameters	Symbol	Value	Unit
Supply voltage	V _{VS}	$V_{UV}^{(1)}$ to 40	V
Logic supply voltage	V _{VCC}	4.75 to 5.25	V
Logic input voltage	V _{CS} ,V _{DI} , V _{CLK} , V _{INH}	-0.3 to V_{VCC}	V
Serial interface clock frequency	f _{CLK}	2	MHz
Junction temperature range	Tj	-40 to +150	°C

Note: 1. Threshold for undervoltage detection





Noise and Surge Immunity

Parameters	Test Conditions	Value
Conducted interferences	ISO 7637–1	Level 4 ⁽¹⁾
Interference suppression	VDE 0879 Part 2	Level 5
ESD (Human Body Model)	ESD S 5.1	2 kV
ESD (Machine Model)	JEDEC A115A	200 V

Note: 1. Test pulse 5: $V_{smax} = 40 V$

Electrical Characteristics

7.5 V < V_{VS} < 40 V; 4.75 V < V_{VCC} < 5.25 V; INH = High; -40°C < T_j < 150°C; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1	Current Consumption								
1.1	Quiescent current VS	V _{VS} < 20 V, INH = low	3	I _{VS}		1	5	μA	А
1.2	Quiescent current VCC	4.75 V < V _{VCC} < 5.25 V, INH = low	11	I _{vcc}		15	25	μA	А
1.3	Supply current VS	V _{VS} <20 V normal operating, all outputs off	3	I _{VS}		4	6	mA	A
1.4	Supply current VCC	4.75 V < V _{VCC} < 5.25 V, normal operating	11	I _{vcc}		350	500	μΑ	А
1.5	Discharge current VS	$V_{VS} = 32.5 V,$ INH = low	3	I _{VS}	0.5		5.5	mA	А
1.6	Discharge current VS	$V_{VS} = 40 V,$ INH = low	3	I _{VS}	2.5		10	mA	А
2	Undervoltage Detection	on, Power-on Reset							
2.1	Power-on reset threshold		11	V _{VCC}	3.2	3.9	4.4	V	А
2.2	Power-on reset delay time	After switching on V _{CC}		t _{dPor}	30	95	190	μs	А
2.3	Undervoltage- detection threshold	V _{CC} = 5 V	3	V _{Uv}	5.6		7.0	V	A
2.4	Undervoltage- detection hysteresis	V _{CC} = 5 V	3	ΔV_{Uv}		0.6		V	А
2.5	Undervoltage- detection delay time			t _{d∪V}	10		40	μs	А
3	Thermal Prewarning a	and Shutdown							
3.1	Thermal prewarning set			T _{jPW set}	120	145	170	°C	В
3.2	Thermal prewarning reset			T _{jPW reset}	105	130	155	°C	В

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. Delay time between rising edge of input signal at Pin CS after data transmission and switch on output stages to 90% of final level. Device not in standby for t > 1 ms

8

Electrical Characteristics (Continued)

 $7.5 \text{ V} < \text{V}_{\text{VS}} < 40 \text{ V}$; $4.75 \text{ V} < \text{V}_{\text{VCC}} < 5.25 \text{ V}$; INH = High; $-40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Туре*
3.3	Thermal prewarning hysteresis			ΔT_{jPW}		15		°C	В
3.4	Thermal shutdown off			T _{j switch off}	150	175	200	°C	В
3.5	Thermal shutdown on			T _{j switch on}	135	160	185	°C	В
3.6	Thermal shutdown hysteresis			$\Delta T_{j \text{ switch off}}$		15		°C	В
3.7	Ratio thermal shutdown off/thermal prewarning set			T _{j switch off/} T _{jPW set}	1.05	1.2			В
3.8	Ratio thermal shutdown on/thermal prewarning reset			T _{j switch on/} T _j PW reset	1.05	1.2			В
4	Output Specification	OUT1-OUT3)							
4.1	On resistance	I _{Out 1-3} = -1.3 A	2, 12, 13	R _{DS On1-3}			1.1	Ω	A
4.2		I _{Out 1-3} = 1.3 A	2, 12, 13	R _{DS On1-3}			1.1	Ω	А
4.3	High-side output leakage current	$V_{Out 1-3} = 0 V_{,}$ output stages off	2, 12, 13	I _{Out 1-3}	-15			μA	A
4.4	Low-side output leakage current	$V_{Out 1-3} = V_{VS,}$ output stages off	2, 12, 13	I _{Out 1-3}			200	μA	А
4.5	High-side switch reverse diode forward voltage	I _{Out 1-3} = 1.5 A	2, 12, 13	V _{Out 1-3} – V _{VS}			1.5	V	А
4.6	Low-side switch reverse diode forward voltage	I _{Out 1-3} = -1.5 A	2, 12, 13	V _{Out 1-3}	-1.5			V	A
4.7	High-side overcurrent limitation and shutdown threshold		2, 12, 13	I _{Out 1-3}	-2.5	-2	-1.5	A	A
4.8	Low-side overcurrent limitation and shutdown threshold		2, 12, 13	I _{Out 1-3}	1.5	2	2.5	A	A
4.9	Overcurrent shutdown delay time			t _{dSd}	10		40	μs	A
4.10	High-side open-load detection threshold		2, 12, 13	I _{Out1-3}	-45	-30	-15	mA	A
4.11	Low-side open-load detection threshold		2, 12, 13	I _{Out1-3}	15	30	45	mA	A
4.12	Open-load detection delay time			t _{dSd}	200		600	μs	А

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. Delay time between rising edge of input signal at Pin CS after data transmission and switch on output stages to 90% of final level. Device not in standby for t > 1 ms





Electrical Characteristics (Continued)

 $7.5 \text{ V} < \text{V}_{\text{VS}} < 40 \text{ V}$; $4.75 \text{ V} < \text{V}_{\text{VCC}} < 5.25 \text{ V}$; INH = High; $-40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$; unless otherwise specified, all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
4.13	High-side output switch on delay ⁽¹⁾	$V_{VS} = 13 V,$ $R_{Load} = 30 \Omega$		t _{don}			20	μs	А
4.14	Low-side output switch on delay ⁽¹⁾	$V_{VS} = 13 V,$ $R_{Load} = 30 \Omega$		t _{don}			20	μs	A
4.15	High-side output switch off delay ⁽¹⁾	$V_{VS} = 13 V,$ $R_{Load} = 30 \Omega$		t _{doff}			20	μs	A
4.16	Low-side output switch off delay ⁽¹⁾	$V_{VS} = 13 V,$ $R_{Load} = 30 \Omega$		t _{doff}			3	μs	А
4.17	Dead time between corresponding high- and low-side switches	V_{VS} = 13 V, R _{Load} = 30 Ω		t _{don} -t _{doff}	1			μs	A
5	Logic Inputs DI, CLK,	CS, INH	•		-				
5.1	Input voltage low- level threshold		4-6, 10	V _{IL}	$0.3 \times V_{VCC}$			V	А
5.2	Input voltage high- level threshold		4-6, 10	V _{IH}			$0.7 \times V_{VCC}$	V	A
5.3	Hysteresis of input voltage		4-6, 10	ΔV_{I}	50		700	mV	В
5.4	Pull-down current Pin DI, CLK, INH	V_{DI} , V_{CLK} , $V_{INH} = V_{CC}$	5, 6, 10	I _{PD}	10		65	μΑ	А
5.5	Pull-up current Pin CS	V _{CS} = 0 V	4	I _{PU}	-65		-10	μΑ	А
6	Serial Interface – Log	ic Output DO							
6.1	Output-voltage low level	I _{DOL} = 2 mA	9	V _{DOL}			0.4	V	А
6.2	Output-voltage high level	I _{DOL} = -2 mA	9	V _{DOH}	V _{VCC} - 0.7 V			V	A
6.3	Leakage current (tristate)	$V_{CS} = V_{CC}$ $0V < V_{DO} < V_{VCC}$	9	I _{DO}	-10		10	μΑ	A
7	Inhibit Input - Timing		•		•	-		•	-
7.1	Delay time from standby to normal operation			t _{diNH}			100	μs	A

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. Delay time between rising edge of input signal at Pin CS after data transmission and switch on output stages to 90% of final level. Device not in standby for t > 1 ms

No.	Parameters	Test Conditions	Pin	Timing Chart No. ⁽¹⁾	Symbol	Min.	Тур.	Max.	Unit	Type*
8.1	DO enable after CS falling edge	C _{DO} = 100 pF	9	1	t _{ENDO}			200	ns	D
8.2	DO disable after CS rising edge	C _{DO} = 100 pF	9	2	t _{DISDO}			200	ns	D
8.3	DO fall time	C _{DO} = 100 pF	9	-	t _{DOf}			100	ns	D
8.4	DO rise time	C _{DO} = 100 pF	9	-	t _{DOr}			100	ns	D
8.5	DO valid time	C _{DO} = 100 pF	9	10	t _{DOVal}			200	ns	D
8.6	CS setup time		4	4	t _{CSSethl}	225			ns	D
8.7	CS setup time		4	8	t _{CSSetlh}	225			ns	D
8.8	CS high time		4	9	t _{CSh}	500			ns	D
8.9	CLK high time		6	5	t _{CLKh}	225			ns	D
8.10	CLK low time		6	6	t _{CLKI}	225			ns	D
8.11	CLK period time		6	-	t _{CLKp}	500			ns	D
8.12	CLK setup time		6	7	t _{CLKSethl}	225			ns	D
8.13	CLK setup time		6	3	t _{CLKSetlh}	225			ns	D
8.14	DI setup time		5	11	t _{Dlset}	40			ns	D
8.15	DI hold time		5	12	t _{DIHold}	40			ns	D

Serial Interface – Timing


*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Note: 1. see Figure 4










Inputs DI, CLK, CS: High level = 0.7 x V_{CC}, low level = 0.3 x V_{CC} Output DO: High level = 0.8 x V_{CC}, low level = 0.2 x V_{CC}

Application Circuit

Figure 5. Application Circuit



Application Notes

It is strongly recommended to connect the blocking capacitors at V_{CC} and V_S as close as possible to the power supply and GND pins.

Recommended value for capacitors at V_S:

Electrolytic capacitor C > 22 μ F in parallel with a ceramic capacitor C = 100 nF. Value for electrolytic capacitor depends on external loads, conducted interferences and reverse conducting current I_{Out1.2.3} (see "Absolute Maximum Ratings" on page 7).

Recommended value for capacitors at V_{CC}:

Electrolytic capacitor C > 10 μ F in parallel with a ceramic capacitor C = 100 nF.

To reduce thermal resistance it is recommended to place cooling areas on the PCB as close as possible to the GND pins.

Negative spikes at the output pins (e.g. negative spikes caused by an inductive load switched off with a high side driver) may activate the overtemperature protection function of the T6818 IC. In this condition, all outputs will be switched off simultaneously. If this behavior is not acceptable or compatible with your application functionally, it is necessary, that for switching on required outputs again, the SRR bit (<u>Status Register Reset</u>) is set, to ensure a reset of the overtemperature function.







Ordering Information

Extended Type Number	Package	Remarks
T6818-TUS	SO14	Power package, tubed
T6818-TUQ	SO14	Power package, taped and reeled
T6828-TUS	SO14	Power package with heat slug, tubed
T6828-TUQ	SO14	Power package with heat slug, taped and reeled

Package Information



T6818/T6828



Drawing-No.: 6.541-5051.01-4 Issue: 1; 25.02.02 CEI-Package





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2003.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel[®] is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

