TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

T6L60

Gate Driver for TFT LCD Panels


The T6L60 is a 150/154-channel output gate driver for TFT LCD panels. This device accepts external input of the panel drive voltage, allowing you to change the low-level output voltage. Thus, this device can be used for various TFT LCD panel drive systems.

Features

- LCD drive output pins : Switchable between 150 and 154 pins
- LCD drive voltage $\therefore \max V_{EE} + 40 V$
- Data transfer method : Bidirectional shift register
- Operating temperature: -20 to 75°C
- Package : Tape carrier package (TCP)


		Unit: mm				
T 01.00	User ar	ea pitch				
T6L60	IN	OUT				
(SAN, 3NS)	0.80000	0.14979				
(SAN, 3NS)0.800000.14979Please contact Toshiba or a distributor for the latest TCP specification and product line-up.						

TCP (Tape Carrier Package)



Block Diagram

Pin Assignment



The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or our distributors for the latest TCP specification.

Pin Function

Pin Name	I/O		Function						
		These p	Vertical shift data I/O pins These pins are used to input and output shift data. These pins are switched between input and output by setting the U/D pin as shown below.						
			U/D	DI/O	DO/I				
DI/O			Н	Input	Output				
DO/I	I/O		L	Output	Input				
		The data	is used to feed data into a is latched into the shift	o the shift registers at th registers at the rising e	e first stage of the LCD o dge of CPV.	driver.			
		When set fo When tw stage. T		cascaded, this pin outpu	ts the data to be fed into alling edge of CPV.	the next			
U/D	I	This pin The shif Wh G1 Wh G1	This pin specifies the direction in which data is transferred through the shift registers. The shift register data is shifted synchronously with each rising edge of CPV as follows: When U/D is high, data is shifted in the direction $G1 \rightarrow G2 \rightarrow G3 \rightarrow G4 \rightarrow \dots \rightarrow G154$ When U/D is low, the direction is reversed to give $G154 \rightarrow G153 \rightarrow G152 \rightarrow G151 \rightarrow \dots \rightarrow G1$ The voltage applied to this pin must be a DC-level voltage that is either high (V _{DD}) or low (V _{SS} or V _{EE})						
CPV	I	This is the s	/ertical shift clock This is the shift clock for the shift registers. Data is shifted through the shift registers synchronously with the rising edge of CPV.						
$\overline{OE}1$ to $\overline{OE}3$	I	These s OE doo The	Putput enable pins These signals control the data appearing at the LCD panel drive pins (G1 through G154). OE doesn't synchronize with the CPU. The V _{OFF} voltage is output when OE1 to OE 3 are high; normal shift data is output when OE 1 to OE 3 are low.						
MODE	I	This sigi Wh use	Dutput channels select pin This signal selects either 150-pin mode or 154-pin mode for the LCD panel driver. When MODE = high, 150-pin mode is selected, in which case G76 through G79 are not used. (V _{OFF} level) When MODE = low, 154-pin mode is selected.						
G1 to G154	о	These pins	CD panel drive pins These pins $output$ the shift register data or the voltage applied to V_{GG} or V_{OFF} depending on the control signals OE1 to OE 3.						
V _{GG}		Power supp	ly for LCD drive						
VOFF			Analog reference voltage These pins accept as their input the OFF level at the LCD panel drive pins (G1 through G154).						
V _{EE}	—	Power supp	ly for LCD drive						
V _{DD}		Power supp	ly for the internal logic						
V _{SS}	—	Power supp	ly for the internal logic						

Device Operation

(1) Shift data transfer method

Mode Pin U/D Pin	Shift Data		Data Transfer Method	
Mode Fill	0/D Fill	Input	Output	
н	Н	DI/O	DO/I	$\text{G1} \rightarrow \text{G2} \rightarrow \text{G3} \rightarrow \cdots \rightarrow \text{G75} \rightarrow \text{G80} \rightarrow \cdots \rightarrow \text{G154}$
(150-out)	L	DO/I	DI/O	$G154 \rightarrow G153 \rightarrow G152 \rightarrow \cdots \rightarrow G80 \rightarrow G75 \rightarrow \cdots \rightarrow G1$
L	Н	DI/O	DO/I	$G1 \rightarrow G2 \rightarrow G3 \rightarrow G4 \rightarrow \cdots \rightarrow G154$
(154-out)	L	DO/I	DI/O	$G154 \to G153 \to G152 \to G151 \to \cdots \to G1$

The input data (DI/O or DO/I) is latched into the internal register synchronously with the rising edge of the shift clock CPV. At the same time that the data is shifted to the next register at the next rise of CPV, new vertical shift data is latched into.

In the output operation, the data in the last shift register (G154 or G1) is output synchronously with the falling edge of CPV. (The output high voltage is the V_{DD} level; the output low voltage is the V_{SS} level.)

Note: The outputs of G76 to G79 are $V_{\mbox{OFF}}$ level in 150 output mode.

(2) LCD panel drive outputs

The LCD panel drive outputs are controlled by $\overline{\text{OE}1}$ to $\overline{\text{OE}3}$ as shown below.


The following combinations of mode pins and output enable pins don't depend on the polarity of U/D pins; hence, LCD panel drive outputs for LCD panel drive pins controlled by \overline{OE} are the same when the U/D pins is High or Low.

Mode Pin	Output Enable Pin	LCD Panel Drive Outputs LCD Panel Drive Pins Controller by	Output	
	$\overline{OE}1 = "H"$	G1, G4, G7, …G73, G80 … G149, G152		
	$\overline{OE}2 = "H"$	G2, G5, G8, …G74, G81 … G150, G153	V _{OFF} level	
н	$\overline{OE}3 = "H"$	G3, G6, G9, …G75, G82 … G151, G154		
(150-out)	$\overline{OE}1 = L"$	G1, G4, G7, …G73, G80 … G149, G152		
	$\overline{OE}2 = ``L"$	G2, G5, G8, …G74, G81 … G150, G153	Normal data output	
	$\overline{OE}3 = "L"$	G3, G6, G9, …G75, G82 … G151, G154		
	$\overline{OE}1 = "H"$	G1, G4, G7,G148, G151, G154		
	$\overline{OE}2 = "H"$	G2, G5, G8, …G149, G152	V _{OFF} level	
L	$\overline{OE}3 = "H"$	G3, G6, G9, …G150, G153		
(154-out)	$\overline{OE}1 = "L"$	G1, G4, G7,G148, G151, G154		
	$\overline{OE}2 = ``L"$	G2, G5, G8, …G149, G152	Normal data output	
	$\overline{OE}3 = ``L"$	G3, G6, G9,G150, G153		

(3) Voltage setting

TOSHIBA


The VOFF level, which sets the LCD panel drive's output low level, can take on any value between VEE to VEE + 6 V.



Note: The logic input here means input pins DI/O, DO/I, CPV, MODE and $\overline{OE1}$ to $\overline{OE3}$. The amplitude between V_{SS} and V_{DD} is applied to above pins. Make sure that the voltage applied to the U/D pin is a high (= V_{DD}) or low (= V_{SS} or V_{EE}) DC-level voltage.

Timing Diagram 1


154-output-pin (MODE = low), UP mode (U/D = high)



[:] This part is output which is controlled (fixed to V_OFF) by $\overline{\mbox{OE}}$ pin.


Timing Diagram 2

154-output-pin (MODE = low), DOWN mode (U/D = low)



: This part is output which is controlled (fixed to V_{OFF}) by $\overline{\text{OE}}$ pin.


Timing Diagram 3



: This part is output which is controlled (fixed to V_{OFF}) by $\overline{\text{OE}}$ pin.

Timing Diagram 4

150-output-pin (MODE = high), DOWN mode (U/D = low)



: This part is output which is controlled (fixed to V_OFF) by $\overline{\mbox{OE}}$ pin.

Absolute Maximum Ratings ($V_{SS} = 0 V$)

Characteristics	Symbol	Rating	Unit
Supply voltage (1)	V _{DD}	-0.3 to 22.0	
Supply voltage (2)	V _{SS}	-0.3 to 16.5	
Supply voltage (3)	$V_{DD} - V_{SS}$	-0.3 to 7.0	V
Supply voltage (4)	VOFF	-0.3 to 7.0	v
Supply voltage (5)	V _{GG}	-0.3 to 45.0	
Supply voltage (6)	$V_{GG} - V_{OFF}$	-0.3 to 45.0	
Input voltage	V _{IN}	V _{SS} – 0.3 to V _{DD} + 0.3	V
Storage temperature	T _{stg}	-55 to 125	°C

Recommended Operating Conditions ($V_{SS} = 0 V$)

Characteristics	Symbol	Rating	Unit
Supply voltage (1)	V _{SS}	5 to 15	
Supply voltage (2)	V _{DD}	VSS + 3.0 to VSS + 5.5	V
Supply voltage (3)	VOFF	0 to 6	
Supply voltage (4)	$V_{GG} - V_{SS}$	17 to 25	
Operating temperature	T _{opr}	-20 to 75	°C
Operating frequency	fCPV	DC to 100	kHz
Output load capacitance	CL	300 (max)	pF/pin

Electrical Characteristics

$\begin{array}{l} \text{DC Characteristics} \Bigg(\text{V}_{GG} - \text{V}_{SS} = 17 \text{ to } 25 \text{ V}, \text{V}_{DD} = 3.0 \text{ to } 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V}, \\ \text{Ta} = -20 \text{ to } 75^{\circ}\text{C}, \text{V}_{EE} = -15 \text{ to } -5 \text{ V}, \text{V}_{OFF} = \text{V}_{EE} \text{ to } \text{V}_{EE} + 6 \text{ V} \end{array} \Bigg)$

Charact	eristics	Symbol	Test circuit	Test Condition	Min	Max	Unit	Relevant Pin
Input voltage	Low level	VIL			V _{SS}	$\begin{array}{c} 0.1 \times \\ (V_{DD} - \\ V_{SS}) + \\ V_{SS} \end{array}$	V	(Note 1)
	High level	VIH			$\begin{array}{c} 0.9 \times \\ (V_{DD} - \\ V_{SS}) + \\ V_{SS} \end{array}$	V _{DD}	V	
Output voltage	Low level	V _{OL}		$I_{OL} = 40 \ \mu A$	V _{SS}	V _{SS} + 0.4	V	DI/O,
	High level	V _{OH}		I _{OH} = -40 μA	V _{DD} - 0.4	V _{DD}	v	DO/Í
Output resistance	Low level	R _{OL}		$V_{OUT} = V_{EE} + 0.5 \text{ V} $ (Note 1)		1500	Ω	G1 to
	High level	R _{OH}		$V_{OUT} = V_{GG} - 0.5 \text{ V} $ (Note 1)	_	1500	52	G154
Input leakage cu	rrent	I _{IN}			-1	1	μA	(Note 2)
Current consump	otion (1)	I _{DD}				1500		
Current consumption (2)		I _{SS}] —	(Note 3)	-200		μA	
Current consump	otion (3)	I _{GG}				150		


Note 1: $V_{GG} - V_{EE} = 25$ to 35 V

Note 2: Input pins · · · DI/O, DO/I, CPV, OE1 to OE3 , MODE

Note 3: Current consumption in 1/600-duty LCD. Input $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$, $f_{CPV} = 100 \text{ kHz}$ Start pulse period = 104.2 Hz, $\overline{OE1}$ to $\overline{OE3} = V_{SS}$, no load


AC Characteristics $\begin{pmatrix} V_{GG} - V_{SS} = 17 \text{ to } 25 \text{ V}, V_{DD} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \\ Ta = -20 \text{ to } 75^{\circ}\text{C}, V_{EE} = -15 \text{ to } -5 \text{ V}, V_{OFF} = V_{EE} \text{ to } V_{EE} + 6 \text{ V} \end{pmatrix}$

Characteristics	Symbol	Test circuit	Test Condition	Min	Max	Unit
Clock period	t _{CPV}	_	—	_	100	kHz
CPV pulse width (H)	t _{CPVH}	_	—	5	_	μS
CPV pulse width (L)	tCPVL	_	_	5	_	μS
Data set-up time	t _{sDI}	_	_	700	_	ns
Data hold time	t _{hDI}		—	700		ns
OE enable time	t _{wOE}	_	—	1		μS
Output delay time (1)	t _{pdDO}	_	C _L = 30 pF		1000	ns
Output delay time (2)	t _{pd} G	_	C _L = 300 pF	_	800	ns
Output delay time (3)	t _{pd} OE		C _L = 300 pF		800	ns
Input rising time	tr	—	C _L = 300 pF		30	ns
Input falling time	t _f	—	C _L = 300 pF		30	ns
Output rising time	r-OUT	—	C _L = 300 pF		500	ns
Output falling time	f-OUT	—	$C_L = 300 \text{ pF}, \text{ V}_{OFF} = \text{V}_{EE} = 0 \text{ V}$		500	ns



Power Supply Sequence

Turn power on in the order VSS \rightarrow VDD \rightarrow Input signal \rightarrow VEE \rightarrow VOFF \rightarrow VGG. Turn power off in th reverse order.



RESTRICTIONS ON PRODUCT USE

000707EBE

 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and

conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction. This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.