

Low-Power Audio Amplifier for Telephone Applications

Description

The integrated circuit, U4083B, is a low-power audio amplifier for telephone loudspeakers. It has differential speaker outputs to maximize the output swing at low supply voltages. There is no need for coupler capacitors.

The U4083B has an open loop gain of 80 dB whereas the closed loop gain is adjusted with two external resistors. A chip disable pin permits powering down and/or muting the input signal.

Features

- Wide operating voltage range: 2 to 16 V
- Battery-powered application due to low quiescent supply current: 2.7 mA typical
- Chip disable input to power down the integrated circuit
- Low power-down quiescent current
- Drives a wide range of speaker loads

- Output power, $P_0 = 250 \text{ mW} @ R_L = 32 \Omega \text{ (speaker)}$
- Low harmonic distortion (0.5% typical)
- Wide gain range: 0 dB to 46 dB

Benefits

- Low number of external components
- Low current consumption

Block Diagram / Application Circuit




Figure 1. Block diagram/ application circuit

Order Information

Extended Type Number	Package	Remarks
U4083B-AFP	SO8	Tube
U4083B-AFPG3	SO8	Taped and reeled



Pin Description




Figure 2. Pinning

Pin	Symbol	Function	
1	CD	Chip disable	
2	FC2	Filtering, power supply rejection	
3	FC1	Filtering, power supply rejection	
4	Vi	Amplifier input	
5	VO1	Amplifier output 1	
6	V_{S}	Voltage supply	
7	GND	Ground	
8	VO2	Amplifier output 2	

Functional Description Including External Circuitry

Pin 1: Chip disable – digital input (CD)

Pin 1 (chip disable) is used to power down the IC to conserve power or muting or both.

Input impedance at Pin 1 is typically 90 k Ω .

Logic 0 < 0.8 V IC enabled (normal operation)

Logic 1 > 2 V IC disabled

Figure 15 shows the power supply current diagram. The change in differential gain from normal operation to muted operation (muting) is more than 70 dB.

Switching characteristics are as follows:

turn-on time $t_{on} = 12 \text{ to } 15 \text{ ms}$ turn-off time $t_{off} \le 2 \mu s$

They are independent of C_1 , C_2 and V_S .

Voltages at Pins 2 and 3 are supplied from V_S and therefore do not change when the U4083B is disabled. Outputs $-V_{O1}$ (Pin 5) and V_{O2} (Pin 8) - turn to a high impedance condition by removing the signal from the speaker.

When signals are applied from an external source to the outputs (disabled), they must not exceed the range between the supply voltage, V_S , and ground.

Pins 2 and 3: Filtering, power supply rejection

Power supply rejection is provided by capacitors C_1 and C_2 at Pin 3 and Pin 2, respectively. C_1 is dominant at high frequencies whereas C_2 is dominant at low frequencies (figures 4 to 7). The values of C_1 and C_2 depend on the conditions of each application. For example, a line-powered speakerphone (telephone amplifier) will require more filtering than a system powered by regulated power supply.

The amount of rejection is a function of the capacitors and the equivalent impedance at Pin 3 and Pin 2 (see electrical characteristic equivalent resistance, R).

Apart from filtering, capacitors C_1 and C_2 also influence the turn-on time of the circuit at power-up since capacitors are charged up through the internal resistors (50 k Ω and 125 k Ω) as shown in the block diagram.

Figure 1 shows turn-on time versus C_2 at $V_S=6\ V$, for two different C_1 values.

Turn-on time is 60% longer when $V_S=3\ V$ and 20% shorter when $V_S=9\ V$.

Turn-off time is less than 10 µs

Pin 4: Amplifier input V_i Pin 5: Amplifier output 1 V_{O1} Pin 8: Amplifier output 2 V_{O2}

There are two identical operational amplifiers. Amp.1 has an open-loop gain ≥ 80 dB at 100 Hz (figure 2), whereas the closed-loop gain is set by external resistors, R_f and R_i (figure 3). The amplifier is unity gain stable, and has a unity gain frequency of approximately 1.5 MHz. A closed-loop gain of 46 dB is recommended for a frequency range of 300 to 3400 Hz (voice band). Amp.2 is internally set to a gain of -1.0 (0 dB). The outputs of both amplifiers are capable of sourcing and sinking a peak current of 200 mA. Output voltage swing is between 0.4 V and $V_s-1.3$ V at maximum current (figures 18 and 19).

The output dc offset voltage between Pins 5 and 8 (V_{O1} – V_{O2}) is mainly a function of the feedback resistor, $R_{\rm f}$, because the input offset voltage of the two amplifiers neutralize each other.

Bias current of Amp. 1 which is constant with respect to V_s , however, flows out of Pin 4 (V_i) and through R_f , forcing V_{01} to shift negative by an amount equal to R_f I_{IB} and V_{O2} positive to an equal amount.

The output offset voltage specified in the electrical characteristics is measured with the feedback resistor $(R_f=75~k\Omega)$ shown in typical application circuit. It takes into account bias current as well as internal offset voltages of the amplifiers.



Pin 6: Supply and power dissipation

Power dissipation is shown in figures 8 to 10 for different loads. Distortion characteristics are given in figures 11 to 13.

$$P_{\text{totmax}} = \frac{T_{\text{jmax}} - T_{\text{amb}}}{R_{\text{thJA}}}$$

where

 $T_{imax} = Junction temperature = 140$ °C

 $T_{amb} = Ambient temperature$

 R_{thJA} = Thermal resistance, junction-ambient

Power dissipated within the IC in a given application is found from the following equation:

$$P_{tot} = (V_S \times I_S) + (I_{RMS} \times V_S) - (R_L \times I_{RMS}^2)$$

I_S is obtained from figure 15

I_{RMS} is the RMS current at the load R_L

The IC's operating range is defined by a peak operating load current of ± 200 mA (figures 8 to 13). It is further specified with respect to different loads (see figure 14). The left (ascending) portion of each of the three curves is defined by the power level at which 10% distortion occurs. The center flat portion of each curve is defined by the maximum output current capability of the integrated circuit. The right (descending) portion of each curve is defined by the maximum internal power dissipation of the IC at 25°C. At higher ambient temperatures, the maximum load power must be reduced according to the above mentioned equation.

Layout Considerations

Normally, a snubber is not needed at the output of the IC, unlike many other audio amplifiers. However, the PC board layout, stray capacitances, and the manner in which the speaker wires are configured, may dictate otherwise. Generally, the speaker wires should be twisted tightly, and be not more than a few cm (or inches) in length.

Absolute Maximum Ratings

Reference point Pin 7, T_{amb} = 25°C unless otherwise specified.

Parameters		Symbol	Value	Unit
Supply voltage	Pin 6	V_{S}	-1.0 to +18	V
Voltages Disabled	Pins 1, 2, 3 and 4 Pins 5 and 8		-1.0 to (VS +1.0) -1.0 to (VS +1.0)	V V
Output current	Pins 5 and 8		±250	mA
Junction temperature		T _i	+140	°C
Storage temperature range		$T_{ m stg}$	-55 to +150	°C
Ambient temperature rang	e	T _{amb}	-20 to +70	°C
Power dissipation: $T_{amb} =$	60°C SO8	P _{tot}	440	mW

Thermal Resistance

Parameters		Symbol	Value	Unit
Junction ambient	SO8	R _{thIA}	180	K/W

Operation Recommendation

Parameters		Symbol	Value	Unit
Supply voltage	Supply voltage Pin 6		2 to 16	V
Load impedance Pins 5 to 8		R_{L}	8.0 to 100	Ω
Load current		I_{L}	± 200	mA
Differential gain (5.0 kHz bandwidth)		ΔG	0 to 46	dB
Voltage @ CD Pin 1		V_{CD}	VS	V
Ambient temperature range		T _{amb}	-20 to +70	°C

U4083B



Electrical Characteristics

 T_{amb} = +25°C, reference point Pin 7, unless otherwise specified

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Amplifiers (AC Characteri	stics)					
Open-loop gain (Amp. 1, f < 100 Hz)		G _{VOL1}	80			dB
Closed-loop gain (Amp. 2)	$V_S = 6.0 \text{ V}, f = 1.0 \text{ kHz}, R_L = 32 \Omega$	G_{V2}	-0.35	0	+0.35	dB
Gain bandwidth product		G _{BW}		1.5		MHz
Output power	$\begin{aligned} &V_S = 3.0 \text{ V}, R_L = 16 \Omega, d < 10\% \\ &V_S = 6.0 V, R_L = 32 \Omega, d < 10\% \\ &V_S = 12 V, R_L = 100 \Omega, d < 10\% \end{aligned}$	Po Po Po	55 250 400			mW
Total harmonic distortion (f = 1.0 kHz)	$V_S = 6.0 \text{ V}, R_L = 32 \Omega,$ $P_o = 125 \text{ mW}$ $V_S > 3.0 \text{ V}, R_L = 8 \Omega,$	d		0.5	1.0	
	$P_0 = 20 \text{ mW}$ $V_S > 12 \text{ V}, R_L = 32 \Omega,$	d		0.5		%
	$P_o = 200 \text{ mW}$	d		0.6		
Power supply rejection ratio	$\begin{aligned} &V_S = 6.0 \text{ V}, \Delta V_S = 3.0 \text{ V} \\ &C_1 = \alpha, C_2 = 0.01 \mu\text{F} \\ &C_1 = 0.1 \mu\text{F}, C_2 = 0, \text{f} = 1.0 \text{kHz} \\ &C_1 = 1.0 \mu\text{F}, C_2 = 5.0 \mu\text{F}, \end{aligned}$	PSRR PSRR	50	12		dB
	f = 1.0 kHz	PSRR		52		
Muting	$V_S = 6.0 \text{ V}, 1.0 \text{ kHz} < f < 20 \text{ kHz}, \\ CD = 2.0 \text{ V}$	G _{MUTE}		>70		dB
Amplifiers (DC Characteri	stics)					
Output DC level at V_{O1} , V_{O2} R_f = 75 kW	$V_S = 3.0 \text{ V}, R_L = 16 \Omega$ $V_S = 6.0 \text{ V}$ $V_S = 12 \text{ V}$	V _O V _O V _O	1.0	1.15 2.65 5.65	1.25	V
Output high level	$I_{O} = -75 \text{ mA}, 2.0 \text{ V} < \text{V}_{S} < 16 \text{ V}$	V _{OH}		$V_{S}-1$		V
Output low level	$I_O = 75 \text{ mA},$ 2.0 V < V _S < 16 V	V _{OL}		0.16		V
Output DC offset voltage (V _{O1} – V _{O2})	$V_S = 6.0 \text{ V}, R_f = 75 \text{ k}\Omega,$ $R_L = 32 \Omega$	ΔV_{O}	-30	0	+30	mV
Input bias current at V _i	$V_S = 6.0 \text{ V}$	$-I_{IB}$		100	200	nA
Equivalent resistance at Pin 3	$V_S = 6.0 \text{ V}$	R	100	150	220	kΩ
Equivalent resistance at Pin 2	$V_S = 6.0 \text{ V}$	R	18	25	40	kΩ
Chip disable Pin 1 Input voltage — low Input voltage — high		V _{IL} V _{IH}	2.0		0.8	V V
Input resistance	$V_S = V_{CD} = 16 \text{ V}$	R _{CD}	50	90	175	kΩ
Power supply current	$V_S = 3.0 \text{ V}, R_L = \infty, CD = 0.8 \text{ V} \\ V_S = 16 \text{ V}, R_L = \infty, CD = 0.8 \text{ V} \\ V_S = 3.0 \text{ V}, R_L = \infty, CD = 2.0 \text{ V}$	I _S I _S I _S		65	4.0 5.0 100	mA mA μA



Typical Temperature Performance

 $T_{amb} = -20 \text{ to } +70^{\circ}\text{C}$

Function	Typical Change	Units
Input bias current at Vi	±40	pA/°C
Total harmonic distortion $V_S = 6.0$ V, $R_L = 32$ Ω , $P_o = 125$ mW, $f = 1.0$ kHz	+ 0.003	%/°C
$\label{eq:power supply current} \begin{split} &Power \ supply \ current \\ &V_S = 3.0 \ V, \ R_L = \ ^{\sim}, \ CD = 0 \ V \\ &V_S = 3.0 \ V, \ R_L = \ ^{\sim}, \ CD = 2.0 \ V \end{split}$	- 2.5 - 0.03	μΑ/ °C μΑ/ °C




Figure 1. Turn-on time vs. C₁, C₂ at power on




Figure 3. Differential gain vs. frequency




Figure 2. Amplifier 1 – open-loop gain and phase




Figure 4. Power supply rejection vs. frequency

Rev. A3, 01-Jun-99 5 (11)




Figure 5. Power supply rejection vs. frequency




Figure 6. Power supply rejection vs. frequency




Figure 7. Power supply rejection vs. frequency




Figure 8. Device dissipation




Figure 9. Device dissipation




Figure 10. Device dissipation




Figure 11. Distortion vs. power




Figure 12. Distortion vs. power

Rev. A3, 01-Jun-99 7 (11)






Figure 13. Distortion vs. power




Figure 14. Maximum allowable load power




Figure 15. Power-supply current




Figure 16. Smal signal response




Figure 17. Large signal response




Figure 18. $V_S - V_{OH} \ vs.$ load current





Figure 19. V_{OL} vs. load current



Package Information

Package SO8
Dimensions in mm





Ozone Depleting Substances Policy Statement

It is the policy of **TEMIC Semiconductor GmbH** to

- 1. Meet all present and future national and international statutory requirements.
- 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

TEMIC Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

TEMIC Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify TEMIC Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

TEMIC Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423