Features

- Pulse-width Modulation up to 2 kHz Clock Frequency
- Protection against Short-circuit, Load-dump Overvoltage and Reverse V_{S}
- Duty-cycle 0 to 100% Continuously
- Output Stage for Power MOSFET
- Interference and Damage Protection According to VDE 0839 and ISO/TR 7637/1
- Charge-pump Noise Suppressed
- Ground-wire Breakage Protection

Description

The U6084B is a PWM-IC with bipolar technology designed for the control of an Nchannel power MOSFET used as a high-side switch. The IC is ideal for use in the brightness control (dimming) of lamps such as in dashboard applications. For constant brightness, the preselected duty-cycle can be reduced automatically as a function of the supply voltage.




Figure 1. Block Diagram with External Circuit



PWM Power Control with Automatic Duty-cycle Reduction

U6084B


Rev. 4677A-AUTO-02/03





Pin Configuration

Figure 2. Pinning



Pin Description

Pin	Symbol	Function
1	GND	IC ground
2	EN/DIS	Enable/disable
3	VI	Control input (duty cycle)
4	REDUCT	Duty cycle reduction
5	NC	Attenuation
6	OSC	Oscillator
7	NC	Not connected
8	NC	Not connected
9	LATCH	Status short-circuit latch
10	NC	Not connected
11	DELAY	Short-circuit protection delay
12	SENSE	Current sensing
13	2VS	Voltage doubler
14	OUTPUT	Output
15	NC	Not connected
16	VS	Supply voltage V _S

2

Functional Description

Ground-wire Breakage	To protect the FET in case of ground-wire breakage, a 820 k Ω resistor between gate and source is recommended to provide proper switch-off conditions.				
Pin 2 –	The dimmer can be switched on or off, with pin 2, independently of the set duty cycle.				
Enable/Disable	Table 1. Pin 2 Fuction				
	V ₂	Function			
	Approx. > 0.7 V or open	Disable			
	< 0.7 V or connected to Pin 1	Enable			
Pin 3 – Control Input		,			
Pin 4 – Duty Cycle Reduction		are 3, the set duty cycle is reduced to $V_{Batt} \approx 12.5 \text{ V}$. ET and in the lamps. In addition, the brightness of the ly voltage range, $V_{Batt} = 12.5$ to 16 V.			
Output Slope Control	The rise and fall time (t_r, t_f) of the lamp voltage can be limited to reduce radio interference. This is done with an integrator which controls a power MOSFET as source follower. The slope time is controlled by an external capacitor C4 and the oscillator current (see Figure 3).				
	Calculation:				
	$t_f = t_r = V_{Batt} \times \frac{C_4}{I_{osc}}$				
	With $V_{Batt} = 12 V$, $C_4 = 470 pF$ and $I_{osc} = 40 \mu A$, we thus obtain a controlled slope of				
	$t_{f} = t_{r} = 12 \text{ V} \times \frac{470 \text{ pF}}{40 \mu A} \times 141 \mu s$				
Pin 5 – Attenuation	Capacitor C_4 connected to Pin 5 damps	oscillation tendencies.			
Pin 6 – Oscillator	– Oscillator The oscillator determines the frequency of the output voltage. This is defined by an capacitor, C_2 . It is charged with a constant current, I, until the upper switching thr reached. A second current source is then activated which taps a double current, $2 \times I$, charging current. The capacitor, C_2 , is thus discharged by the current, I, until the lower ing threshold is reached. The second source is then switched off again and the p starts once more.				





Example for Oscillator Frequency Calculation

$$\begin{split} V_{T100} &= V_S \times \alpha_1 = (V_{Batt} - I_S \times R_3) \times \alpha_1 \\ V_{T<100} &= V_S \times \alpha_2 = (V_{Batt} - I_S \times R_3) \times \alpha_2 \\ V_{TL} &= V_S \times \alpha_3 = (V_{Batt} - I_S \times R_3) \times \alpha_3 \\ \end{split}$$
 where

 V_{T100} = High switching threshold 100% duty cycle

 $V_{T<100}$ = High switching threshold < 100% duty cycle

V_{TL} = Low switching threshold

 α_1, α_2 and α_3 are fixed values

The above mentioned threshold voltages are calculated for the following values given in the datasheet.

$$\begin{split} &\mathsf{V}_{\mathsf{Batt}} = \mathsf{12} \; \mathsf{V}, \, \mathsf{I}_{\mathsf{S}} = \mathsf{4} \; \mathsf{mA}, \, \mathsf{R}_{\mathsf{3}} = \mathsf{150} \; \Omega \; , \\ &\alpha_1 = \mathsf{0.7}, \, \alpha_2 = \mathsf{0.67} \; \mathsf{and} \; \alpha_{\mathsf{3}} = \mathsf{0.28}. \\ &\mathsf{V}_{\mathsf{T100}} = (\mathsf{12} \; \mathsf{V} - \mathsf{4} \; \mathsf{mA} \times \mathsf{150} \; \Omega) \times \mathsf{0.7} \approx \mathsf{8} \; \mathsf{V} \\ &\mathsf{V}_{\mathsf{T<100}} = \mathsf{11.4} \; \mathsf{V} \times \mathsf{0.67} = \mathsf{7.6} \; \mathsf{V} \\ &\mathsf{V}_{\mathsf{TL}} = \mathsf{11.4} \; \mathsf{V} \times \mathsf{0.28} = \mathsf{3.2} \; \mathsf{V} \end{split}$$

For a duty cycle of 100%, the oscillator frequency, f, is as follows:

$$f = \frac{I_{osc}}{2 \times (V_{T100} - V_{TL}) \times C_2}$$
 where C₂ = 22 nF and I_{osc} = 40 µA

Therefore:

 $f = \frac{40 \ \mu A}{2 \times (8 \ V - 3.2 \ V) \times 22 \ nF} = 189 \ Hz$

For a duty cycle of less than 100%, the oscillator frequency, f, is as follows:

$$f = \frac{V_{osc}}{2 \times (V_{T<100} - V_{TL}) \times C_2 + 4 \times V_{Batt} \times C_2}$$

where $C_4 = 470 \text{ pF}$

$$f = \frac{40 \ \mu A}{2 \times (7.6 \ V - 3.2 \ V) \times 22 \ nF + 4 \times 12 \ V \times 470 \ pF} = 185 \ Hz$$

A selection of different values of C_2 and C_4 provides a range of oscillator frequencies from 10 to 2000 Hz.

Pins 7, 8, 10 and Not connected. 15

Pin 9 – Status Short Circuit Latch

The status of the short-circuit latch can be monitored via Pin 9 (open collector output).

Table 2. Pin 9 Fuction

Pin 9	Function	
L	Short-circuit detected	
Н	Not short-circuit detected	

Pins 11 and 12 – Short-circuit Protection and Current Sensing

Short-circuit Detection The lamp current is monitored by means of an external shunt resistor. If the lamp current exceeds the threshold for the short-circuit detection circuit ($V_{T2} \approx 90$ mV), the duty cycle is and Time Delay t_d switched over to 100% and capacitor C_5 is charged by a current source of 20 μ A (I_{cb} - I_{dis}). The external FET is switched off after the cut-off threshold (V_{T11}) is reached. Renewed switching on the FET is possible only after a power-on reset. The current source, I_{dis}, ensures that capacitor C₅ is not charged by parasitic currents. Capacitor C₅ is discharged by I_{dis} to typ. 0.7 V. Time delay, t_d, is as follows: $t_{d} = C_{5} \times \frac{(V_{11} - 0.7 V)}{(I_{ch} - I_{dis})}$ With $C_5 = 330 \text{ nF}$ and $V_{Batt} = 12 \text{ V}$, we have $t_d = 330 \text{ nF} \times \frac{(9.8 \text{ V} - 0.7 \text{ V})}{20 \text{ uA}} = 150 \text{ ms}$ **Current Limitation** The lamp current is limited by a control amplifier that protects the external power transistor. The voltage drop across an external shunt resistor acts as the measured variable. Current limitation takes place for a voltage drop of $V_{T1} \approx 100$ mV. Owing to the difference $V_T - V_{T2} \approx 10$ mV, current limitation occurs only when the short-circuit detection circuit has responded. After a power-on reset, the output is inactive for half an oscillator cycle. During this time, the supply voltage capacitor can be charged so that current limitation is guaranteed in the event of a short-circuit when the IC is switched on for the first time. Pins 13 and 14 -Pin 14 (output) is suitable for controlling a power MOSFET. During the active integration phase, the supply current of the operational amplifier is mainly supplied by capacitor C₃ (boot-Charge Pump and strapping). Additionally, a trickle charge is generated by an integrated oscillator ($f_{13} \approx 400$ kHz) Output and a voltage doubler circuit. This permits a gate voltage supply at a duty cycle of 100%. Pin 16 – Supply Voltage, V_s or V_{Batt} Undervoltage In the event of voltages of approx. V_{Batt} < 5.0 V, the external FET is switched off and the latch Detection for short-circuit detection is reset. A hysteresis ensures that the FET is switched on again at approximately $V_{Batt} \ge 5.4 V$. **Overvoltage Detection** If overvoltages of V_{Batt} > 20 V (typ.) occur, the external transistor is switched off and switched Stage 1 on again at V_{Batt} < 18.5 V (hysteresis). Stage 2 If V_{Batt} > 28.5 V (typ.), the voltage limitation of the IC is reduced from 26 V to 20 V. The gate of the external transistor remains at the potential of the IC ground, thus producing voltage sharing between the FET and lamps in the event of overvoltage pulses (e.g., load-dump). The short-circuit protection is not in operation. At V_{Batt} < 23 V, the overvoltage detection stage 2 is switched off.





Absolute Maximum Ratings

Parameters	Symbol	Value	Unit
Junction temperature	Tj	150	°C
Ambient temperature range	T _{amb}	-40 to +110	°C
Storage temperature range	T _{stg}	-55 to +125	°C

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient	R _{thJA}	120	K/W

Electrical Characteristics

 $T_{amb} = -40$ to $+110^{\circ}$ C, $V_{Batt} = 9$ to 16.5 V, (basic function is guaranteed between 6.0 V to 9.0 V) reference point ground, unless otherwise specified (see Figure 1). All other values refer to Pin GND (Pin 1).

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Current consumption	Pin 16	I _S			6.8	mA
Supply voltage	Overvoltage detection, stage 1	V _{Batt}			25	V
Stabilized voltage	I _S = 10 mA, Pin 16	Vs	24.5		27.0	V
Battery undervoltage detection	- on - off	V _{Batt}	4.4 4.8	5.0 5.4	5.6 6.0	V
Battery overvoltage detection	Pin 2		•	•	•	
Stage 1:	- on - off	V _{Batt}	18.3 16.7	20.0 18.5	21.7 20.3	V
Stage 2:	- on - off	V _{Batt}	25.5 19.5	28.5 23.0	32.5 26.5	V
Stabilized voltage	I _S = 30 mA, Pin 16	Vz	18.5	20.0	21.5	V
Short-circuit protection	Pin 12		•	•	•	
Short-circuit current limitation	$V_{T1} = V_{S} - V_{12}$	V _{T1}	85	100	120	mV
Short-circuit detection	$V_{T2} = V_{S} - V_{12}$	V _{T2}	75	90	105	mV
		V _{T1} - V _{T2}	3	10	30	mV
Delay timer short circuit detection	Pin 11	·				
Switched off threshold	$V_{T11} = V_{S} - V_{11}$	V _{T11}	9.5	9.8	10.1	V
Charge current		I _{ch}		23		μA
Dicharge current		I _{dis}		3		μA
Capacitance current	$I_5 = I_{ch} - I_{dis}$	I ₅	13	20	27	mA
Output short-circuit latch	Pin 9	·				
Saturation voltage	I ₉ = 100 μA	V _{sat}		150	350	mV
Voltage doubler	Pin 13				•	-
Voltage	Duty cycle 100%	V ₁₃	2 V _S			
Oscillator frequency		f ₁₃	280	400	520	kHz

Notes: 1. Referece point is battery ground

U6084B

Electrical Characteristics (Continued)

 $T_{amb} = -40$ to $+110^{\circ}$ C, $V_{Batt} = 9$ to 16.5 V, (basic function is guaranteed between 6.0 V to 9.0 V) reference point ground, unless otherwise specified (see Figure 1). All other values refer to Pin GND (Pin 1).


Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Internal voltage limitation	I ₁₃ = 5 mA	V ₁₃	26	27.5	30.0	V
	(whichever is lower)	V ₁₃	(V _{S+14})	(V _{S+15})	(V _{S+16})	
Gate output	Pin 14	U			11	
Voltage	Low level	V ₁₄	0.35	0.70	0.95	
	$V_{Batt} = 16.5 \text{ V}, T_{amb} = 110 \times C, R_3 = 150 \text{ W}$				1.5 ⁽¹⁾	V
	High level, duty cycle 100%	V ₁₄		V ₁₃		
Current	V ₁₄ = Low level	I ₁₄	1.0			
	$V_{14} =$ High level, $I_{13} > I_{14} $		-1.0			mA
Enable/ Disable	Pin 2		•	•		
Current	$V_2 = 0 V$	l ₂	-20	-40	-60	μA
Duty cycle reduction	Pin 4		•	•		
Z-voltage	l ₄ = 500 mA	V ₄	6.9	7.4	8.0	V
Oscillator						
Frequency	Pin6	f	10		2000	Hz
Threshold cycle Upper	$V_{14} = \text{High}, \alpha_1 = \frac{V_{T100}}{V_S}$	α ₁	0.68	0.7	0.72	
Lower	$V_{14} = Low, \alpha_2 = \frac{V_{T<100}}{V_S}$	α2	0.65	0.67	0.69	
	$\alpha_3 = \frac{V_{TL}}{V_S}$	α3	0.26	0.28	0.3	
Oscillator current	V _{Batt} = 12 V	±l _{osc}	26	40	54	μA
Frequency tolerance	C_4 open, $C_2 = 470$ nF, duty cycle = 50%	f	6.0	9.9	13.5	Hz

Notes: 1. Referece point is battery ground





Figure 3. Application




U6084B

8

Ordering Information

Extended Type Number	Package	Remarks
U6084B-FP	SO16	

Package Information







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2003.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel[®] is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

