

MOS FIELD EFFECT TRANSISTOR μ PA1764

SWITCHING DUAL N-CHANNEL POWER MOS FET INDUSTRIAL USE

DESCRIPTION

The μ PA1764 is N-Channel MOS Field Effect Transistor designed for high current switching applications.


FEATURES

- Dual chip type
- Low on-state resistance $R_{DS(on)1} = 27 \text{ m}\Omega \text{ TYP.}$ (V_{GS} = 10 V, I_D = 3.5 A) $R_{DS(on)2} = 32 \text{ m}\Omega \text{ TYP.}$ (V_{GS} = 4.5 V, I_D = 3.5 A) $R_{DS(on)3} = 34 \text{ m}\Omega \text{ TYP.}$ (V_{GS} = 4.0 V, I_D = 3.5 A)
- Low input capacitance C_{iss} = 1300 pF TYP.
- Built-in G-S protection diode
- Small and surface mount package (Power SOP8)

ORDERING INFORMATION


PART NUMBER	PACKAGE
μPA1764G	Power SOP8

PACKAGE DRAWING (Unit : mm)



ABSOLUTE MAXIMUM RATINGS (TA = 25°C, All terminals are connected.)

	,			
Drain to Source Voltage ($V_{GS} = 0 V$)	VDSS	60	V	
Gate to Source Voltage (VDS = 0 V)	Vgss	±20	V	
Drain Current (DC) (Tc = 25°C)	D(DC)	±7	А	L
Drain Current (pulse) ^{Note1}	D(pulse)	±28	А	
Total Power Dissipation (1 unit) Note2	Рт	1.7	W	
Total Power Dissipation (2 unit) Note2	Рт	2.0	W	
Channel Temperature	Tch	150	°C	
Storage Temperature	Tstg	-55 to + 150	O°C	
Single Avalanche Current Note3	las	7	А	
Single Avalanche Energy Note3	Eas	98	mJ	



ç

Source

Gate

Diode

Protection

Notes 1. PW \leq 10 μ s, Duty cycle \leq 1%

2. $T_A = 25^{\circ}C$, Mounted on ceramic substrate of 1200 mm² x 2.2 mm

3. Starting T_{ch} = 25°C, V_{DD} = 30 V, R_G = 25
$$\Omega$$
, V_{GS} = 20 \rightarrow 0 V

Remark The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	loss	Vds = 60 V, Vgs = 0 V			10	μA
Gate Leakage Current	lgss	$V_{GS} = \pm 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			±10	μA
Gate Cut-off Voltage	VGS(off)	Vds = 10 V, Id = 1 mA	1.5	2.0	2.5	V
Forward Transfer Admittance	y fs	Vds = 10 V, Id = 3.5 A	5.0	9.0		S
Drain to Source On-state Resistance	RDS(on)1	Vgs = 10 V, Id = 3.5 A		27	35	mΩ
	RDS(on)2	Vgs = 4.5 V, Id = 3.5 A		32	42	mΩ
	RDS(on)3	Vgs = 4.0 V, Id = 3.5 A		34	46	mΩ
Input Capacitance	Ciss	V _{DS} = 10 V		1300		pF
Output Capacitance	Coss	Vgs = 0 V		230		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		110		pF
Turn-on Delay Time	td(on)	Vdd = 30 V, Id = 3.5 A		15		ns
Rise Time	tr	Vgs = 10 V		69		ns
Turn-off Delay Time	td(off)	R _G = 10 Ω		65		ns
Fall Time	tr			27		ns
Total Gate Charge	QG	Vdd = 48 V		29		nC
Gate to Source Charge	Q _{GS}	Vgs = 10 V		3.6		nC
Gate to Drain Charge	Qgd	ID = 7.0 A		7.4		nC
Body Diode Forward Voltage	VF(S-D)	IF = 7.0 A, VGS = 0 V		0.84		V
Reverse Recovery Time	trr	IF = 7.0 A, VGS = 0 V		40		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/µs		66		nC


TEST CIRCUIT 1 AVALANCHE CAPABILITY


PG. $V_{GS} = 20 \rightarrow 0 V$ V_{DD} V_{DD}

TEST CIRCUIT 3 GATE CHARGE




TEST CIRCUIT 2 SWITCHING TIME






140 160






TYPICAL CHARACTERISTICS (TA = 25°C, All terminals are connected.)




Data Sheet G14329EJ2V0DS

100 Pulsed $V_{DS} = 10 V$ Drain Current - A 10 $T_A = 150^{\circ}C$ T_A = 75°C T_A = 25°Ç 1 -25°C TA= <u>-</u> 0.1 0.01 2 3 4 5 6 Vgs - Gate to Source Voltage - V


FORWARD TRANSFER CHARACTERISTICS




FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT 100 V_{DS} = 10 V Pulsed S |_{yis}| - Forward Transfer Admittance -100 100 T₄ = −25°C $T_A = 25^{\circ}C$ 75°C TA= $T_A = 150^{\circ}C$ Ħ 0.01 0.1 10 100 1 ID - Drain Current - A




DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE





GATE TO SOURCE CUT-OFF VOLTAGE vs. CHANNEL TEMPERATURE



NEC







[MEMO]

- The information in this document is current as of May, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:

"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).