

MOS FIELD EFFECT TRANSISTOR

μ PA1774

SWITCHING DUAL P-CHANNEL POWER MOS FET

DESCRIPTION

The μ PA1774 is Dual P-channel MOS Field Effect Transistor.

FEATURES

- Dual chip type
- Low on-state resistance

RDS(on)1 = 250 mΩ MAX. (VGS = -10 V, ID = -2.0 A) RDS(on)2 = 300 mΩ MAX. (VGS = -4.5 V, ID = -2.0 A)


 $R_{DS(on)3} = 330 \text{ m}\Omega \text{ MAX.} \text{ (Vgs} = -4.0 \text{ V, ID} = -2.0 \text{ A)}$

- Low input capacitance C_{iss} = 420 pF TYP.
- Built-in G-S protection diode
- Small and surface mount package (Power SOP8)

ORDERING INFORMATION

PART NUMBER	PACKAGE
μ PA1774G	Power SOP8

PACKAGE DRAWING (Unit: mm)



ABSOLUTE MAXIMUM RATINGS (T_A = 25°C, All terminals are connected.)

Drain to Source Voltage (Vgs = 0 V)	VDSS	-60	V	EQUIVALENT CIRCUIT
Gate to Source Voltage (Vps = 0 V)	Vgss	∓20	V	
Drain Current (DC) (Tc = 25°C)	ID(DC)	∓2.8	Α	(1/2 circuit)
Drain Current (pulse) Note1	ID(pulse)	∓18	Α	Drain
Total Power Dissipation (1 unit) Note2	Рт	0.6	W	o Drain
Total Power Dissipation (2 unit) Note2	Рт	8.0	W	Body
Channel Temperature	Tch	150	°C	Gate Diode
Storage Temperature	T _{stg}	-55 to 150	°C	
Single Avalanche Current Note3	las	-2.8	Α	Gate
Single Avalanche Energy Note3	Eas	0.78	mJ	Protection Source

Notes 1. PW \leq 10 μ s, Duty Cycle \leq 1%

- 2. Mounted on Glass Epoxy Board of 1600 mm² x 1.6 mm. Drain pad size: $264 \text{ mm}^2 \text{ x } 35 \mu\text{m}$, $T_A = 25 ^{\circ}\text{C}$
- 3. Starting T_{ch} = 25°C, V_{DD} = -30 V, R_G = 25 Ω , V_{GS} = -20 \rightarrow 0 V

Remark

The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.





ELECTRICAL CHARACTERISTICS (TA = 25°C, All terminals are connected.)


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	IDSS	V _{DS} = -60 V, V _{GS} = 0 V			-10	μΑ
Gate Leakage Current	Igss	V _G S = ∓16 V, V _D S = 0 V			∓10	μΑ
Gate Cut-off Voltage	VGS(off)	V _{DS} = -10 V, I _D = 1 mA	-1.5	-2.0	-2.5	V
Forward Transfer Admittance	yfs	V _{DS} = -10 V, I _D = -2.0 A	2.5	4.3		S
Drain to Source On-state Resistance	RDS(on)1	Vgs = -10 V, ID = -2.0 A		200	250	mΩ
	RDS(on)2	Vgs = -4.5 V, Ip = -2.0 A		230	300	mΩ
	RDS(on)3	Vgs = -4.0 V, Ip = -2.0 A		240	330	mΩ
Input Capacitance	Ciss	Vps = -10 V		420		pF
Output Capacitance	Coss	V _G S = 0 V		80		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		30		pF
Turn-on Delay Time	t _{d(on)}	V _{DD} = -30 V, I _D = -2.0 A		8		ns
Rise Time	tr	V _G S = -10 V		5		ns
Turn-off Delay Time	td(off)	$R_G = 0 \Omega$		35		ns
Fall Time	t f			8		ns
Total Gate Charge	Q _G	V _{DD} = -48 V		10		nC
Gate to Source Charge	Qgs	V _G S = -10 V		1.7		nC
Gate to Drain Charge	Q _{GD}	ID = -2.8 A		2.2		nC
Body Diode Forward Voltage	V _{F(S-D)}	IF = 2.8 A, VGS = 0 V		0.89		V
Reverse Recovery Time	trr	IF = 2.8 A, VGS = 0 V		45		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/μs		65		μC

TEST CIRCUIT 1 AVALANCHE CAPABILITY

TEST CIRCUIT 2 SWITCHING TIME







TEST CIRCUIT 3 GATE CHARGE


$$\begin{array}{c|c} D.U.T. \\ \hline \\ I_G = -2 \text{ mA} \\ \hline \\ VDD \\ \end{array}$$

0

0


20 40


TYPICAL CHARACTERISTICS (TA = 25°C)




60

80 100 120 140 160







TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH



PW - Pulse Width - s


3






DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT

Tch - Channel Temperature - °C




FORWARD TRANSFER CHARACTERISTICS




Vgs - Gate to Source Voltage - V

FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT




DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE




V_{GS} - Gate to Source Voltage - V

DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE




Tch - Channel Temperature - °C

SWITCHING CHARACTERISTICS




ID - Drain Current - A




Vsp - Source to Drain Voltage - V

CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE




V_{DS} - Drain to Source Voltage - V

DYNAMIC INPUT/OUTPUT CHARACTERISTICS





REVERSE RECOVERY TIME vs. DRAIN CURRENT



IF - Drain Current - A

Ves - Gate to Drain Voltage - V







[MEMO]

- The information in this document is current as of May, 2002. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
 books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).