

MOS FIELD EFFECT TRANSISTOR μ PA1790

SWITCHING N-AND P-CHANNEL POWER MOS FET

DESCRIPTION

The μ PA1790 is N-and P-Channel MOS Field Effect Transistor designed for motor driver applications.

FEATURES

- Dual chip type
- Low on-state resistance

N-Channel RDS(on)1 = 0.12 Ω TYP. (VGS = 10 V, ID = 0.5 A)

RDS(on)2 = 0.19 Ω TYP. (Vgs = 4 V, ID = 0.5 A)

P-Channel R_{DS(on)1} = 0.45 Ω TYP. (VGs = -10 V, ID = -0.35 A)

RDS(on)2 = 0.74Ω TYP. (VGS = -4 V, ID = -0.35 A)

• Low input capacitance

N-Channel Ciss = 180 pF TYP.


P-Channel Ciss = 230 pF TYP.

- Built-in G-S protection diode
- Small and surface mount package (Power SOP8)


ORDERING INFORMATION

PART NUMBER	PACKAGE
μPA1790G	Power SOP8

PACKAGE DRAWING (Unit: mm)



EQUIVALENT CIRCUIT



Remarks 1. This product is designed for consumer application and isn't suitable for automotive application.

2. The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

ABSOLUTE MAXIMUM RATINGS (TA = 25°C, All terminals are connected.)

PARAMETER	SYMBOL	N-CHANNEL	P-CHANNEL	UNIT
Drain to Source Voltage (V _{GS} = 0 V)	VDSS	60 –60		V
Gate to Source Voltage (Vps = 0 V)	Vgss	±20 ∓ 20		V
Drain Current (DC)	I _{D(DC)}	±1.0	∓ 0.7	Α
Drain Current (pulse) Note1	I _{D(pulse)}	±4.0	∓ 2.8	Α
Total Power Dissipation (1 unit) Note2	Рт	1	W	
Total Power Dissipation (2 unit) Note2	Рт	2	W	
Channel Temperature	Tch	15	°C	
Storage Temperature	Tstg	−55 to +150		°C
Single Avalanche Current Note3	las	0.5	-0.35	Α
Single Avalanche Energy Note3	Eas	0.02	0.01	mJ

Notes 1. PW \leq 10 μ s, Duty Cycle \leq 1%

- 2. Mounted on ceramic substrate of 2000 mm² x 2.25 mm
- 3. Starting Tch = 25°C, VdD = 30 V, Rg = 25 Ω , Vgs = 20 \rightarrow 0 V




ELECTRICAL CHARACTERISTICS (T_A = 25°C, All terminals are connected.)

N-CHANNEL


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 60 V, V _{GS} = 0 V			10	μΑ
Gate Leakage Current	Igss	Vgs = ±16 V, Vps = 0 V			±10	μΑ
Gate Cut-off Voltage	V _{GS(off)}	V _{DS} = 10 V, I _D = 1 mA	1.0	1.7	2.5	V
Forward Transfer Admittance	yfs	V _{DS} = 10 V, I _D = 0.5 A	1.0	1.7		S
Drain to Source On-state Resistance	RDS(on)1	Vgs = 10 V, ID = 0.5 A		0.12	0.26	Ω
	RDS(on)2	Vgs = 4 V, ID = 0.5 A		0.19	0.34	Ω
Input Capacitance	Ciss	Vps = 10 V		180		pF
Output Capacitance	Coss	V _G S = 0 V		100		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		35		pF
Turn-on Delay Time	td(on)	V _{DD} = 30 V, I _D = 0.5 A		1		ns
Rise Time	tr	Vgs = 10 V		1.4		ns
Turn-off Delay Time	td(off)	$R_G = 10 \Omega$		23		ns
Fall Time	t f			17		ns
Total Gate Charge	Q _G	V _{DD} = 48 V		8		nC
Gate to Source Charge	Qgs	Vgs = 10 V		1		nC
Gate to Drain Charge	Q _{GD}	I _D = 1.0 A		3.5		nC
Body Diode Forward Voltage	VF(S-D)	IF = 1.0 A, VGS = 0 V		0.75		V
Reverse Recovery Time	trr	IF = 1.0 A, VGS = 0 V		30		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/ μs		33		nC

TEST CIRCUIT 1 AVALANCHE CAPABILITY

$\begin{array}{c|c} D.U.T. \\ R_G = 25 \Omega \\ PG. \\ V_{DS} = 20 \rightarrow 0 V \end{array}$



TEST CIRCUIT 2 SWITCHING TIME




TEST CIRCUIT 3 GATE CHARGE




CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	IDSS	V _{DS} = -60 V, V _{GS} = 0 V			-10	μΑ
Gate Leakage Current	Igss	V _G S = ∓ 16 V, V _D S = 0 V			∓ 10	μΑ
Gate Cut-off Voltage	V _{GS(off)}	V _{DS} = -10 V, I _D = -1 mA	-1.0	-1.7	-2.5	V
Forward Transfer Admittance	y fs	V _{DS} = -10 V, I _D = -0.35 A	0.5	0.9		S
Drain to Source On-state Resistance	RDS(on)1	Vgs = -10 V, lb = -0.35 A		0.45	0.6	Ω
	RDS(on)2	Vgs = -4 V, Ip = -0.35 A		0.74	1.1	Ω
Input Capacitance	Ciss	V _{DS} = -10 V		230		pF
Output Capacitance	Coss	V _G S = 0 V		100		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		25		pF
Turn-on Delay Time	td(on)	V _{DD} = -30 V, I _D = -0.35 A		1.9		ns
Rise Time	t r	V _{GS} = -10 V		1.7		ns
Turn-off Delay Time	td(off)	$R_G = 10 \Omega$		30		ns
Fall Time	tf			15		ns
Total Gate Charge	Q _G	V _{DD} = -48 V		7.6		nC
Gate to Source Charge	Qgs	V _{GS} = -10 V		1		nC
Gate to Drain Charge	Q _{GD}	ID = -0.7 A		2		nC
Body Diode Forward Voltage	V _F (S-D)	IF = 0.7 A, VGS = 0 V		0.85		V
Reverse Recovery Time	trr	IF = 0.7 A, VGS = 0 V		58		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/ μs		130		nC


TEST CIRCUIT 1 AVALANCHE CAPABILITY

$\begin{array}{c} \text{D.U.T.} \\ \text{RG} = 25 \ \Omega \\ \text{V}_{\text{GS}} = -20 \rightarrow 0 \ \text{V} \\ \end{array}$




TEST CIRCUIT 2 SWITCHING TIME







TEST CIRCUIT 3 GATE CHARGE




TYPICAL CHARACTERISTICS (TA = 25°C, All terminals are connected.) **N-CHANNEL**






FORWARD BIAS SAFE OPERATING AREA



Remark


Mounted on ceramic substrate of $2000 \text{ mm}^2 \times 2.25 \text{ mm}$


TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH




PW - Pulse Width - s


Data Sheet G14320EJ2V0DS








ID - Drain Current - A



































★ TYPICAL CHARACTERISTICS (TA = 25°C, All terminals are connected.) P-CHANNEL






FORWARD BIAS SAFE OPERATING AREA




Remark


Mounted on ceramic substrate of $2000 \text{ mm}^2 \times 2.25 \text{ mm}$


TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH





9






































NEC μ PA1790

[MEMO]

- The information in this document is current as of March, 2002. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
 books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
 developed based on a customer-designated "quality assurance program" for a specific application. The
 recommended applications of a semiconductor product depend on its quality grade, as indicated below.
 Customers must check the quality grade of each semiconductor product before using it in a particular
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).