

# MOS FIELD EFFECT TRANSISTOR $\mu$ PA2751GR

# SWITCHING N-CHANNEL POWER MOS FET

#### **DESCRIPTION**

The  $\mu$ PA2751GR is asymmetrical dual N-Channel MOS Field Effect Transistor designed for DC/DC converters of notebook computers and so on.

#### **FEATURES**

- · Asymmetric dual chip type
- Low on-state resistance, Low Ciss

CH1: RDS(on)2: 21.0 m $\Omega$  MAX. (VGS = 4.5 V, ID = 4.5 A)

Ciss = 1040 pF TYP. (VDS = 10 V, VGS = 0 V) CH2: RDS(on)2: 35.0 m $\Omega$  MAX. (VGS = 4.5 V, ID = 4.0 A)


Ciss = 480 pF TYP. (VDS = 10 V, VGS = 0 V)

- Built-in G-S protection diode
- Small and surface mount package (Power SOP8)

#### **ORDERING INFORMATION**

PART NUMBER	PACKAGE
μPA2751GR	Power SOP8


#### **PACKAGE DRAWING (Unit: mm)**



# ABSOLUTE MAXIMUM RATINGS (TA = 25°C, All terminals are connected.)

<b>,</b>	,		,	
Drain to Source Voltage (Vgs = 0 V)	CH1/CH2	VDSS	30	V
Gate to Source Voltage (VDS = 0 V)	CH1/CH2	Vgss	±20	V
Drain Current (DC)	CH1	ID(DC)	±9.0	Α
	CH2	ID(DC)	±8.0	Α
Drain Current (pulse) Note1	CH1	ID(pulse)	±36	Α
	CH2	ID(pulse)	±32	Α
Total Power Dissipation (1 unit) Note2	CH1/CH2	Рт	1.7	W
Total Power Dissipation (2 unit) Note2	CH1/CH2	Рт	2.0	W
Channel Temperature	CH1/CH2	Tch	150	°C
Storage Temperature	CH1/CH2	Tstg	-55 to + 150	°C
Single Avalanche Current Note3	CH1	las	9.0	Α
Single Avalanche Energy Note3	CH1	Eas	8.1	mJ
Single Avalanche Current Note3	CH2	las	8.0	Α
Single Avalanche Energy Note3	CH2	Eas	6.4	mJ

# EQUIVALENT CIRCUIT (1/2 circuit)



- **Notes 1.** PW  $\leq$  10  $\mu$ s, Duty cycle  $\leq$  1%
  - **2.**  $T_A = 25^{\circ}C$ , Mounted on ceramic substrate of 2000 mm<sup>2</sup> x 1.6 mm
  - 3. Starting T<sub>ch</sub> = 25°C, V<sub>DD</sub> = 15 V, R<sub>G</sub> = 25  $\Omega$ , V<sub>GS</sub> = 20  $\rightarrow$  0 V

**Remark** The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




# **ELECTRICAL CHARACTERISTICS (TA = 25°C, All terminals are connected.)**


# CH1


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	IDSS	Vps = 30 V, Vgs = 0 V			10	μΑ
Gate Leakage Current	Igss	Vgs = ±20 V, Vps = 0 V			±10	μΑ
Gate Cut-off Voltage	V <sub>GS(off)</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA	1.5	2.0	2.5	V
Forward Transfer Admittance	yfs	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 4.5 A	5	11		S
Drain to Source On-state Resistance	RDS(on)1	Vgs = 10 V, ID = 4.5 A		12.5	15.5	mΩ
	RDS(on)2	Vgs = 4.5 V, ID = 4.5 A		16.0	21.0	mΩ
	RDS(on)3	Vgs = 4.0 V, ID = 4.5 A		17.9	23.9	mΩ
Input Capacitance	Ciss	V <sub>DS</sub> = 10 V		1040		pF
Output Capacitance	Coss	V <sub>G</sub> S = 0 V		390		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		130		pF
Turn-on Delay Time	td(on)	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 4.5 A		13		ns
Rise Time	tr	V <sub>G</sub> s = 10 V		10		ns
Turn-off Delay Time	<b>t</b> d(off)	R <sub>G</sub> = 10 Ω		43		ns
Fall Time	tf			9		ns
Total Gate Charge	Q <sub>G</sub>	V <sub>DD</sub> = 24 V		21		nC
Gate to Source Charge	Qgs	V <sub>G</sub> s = 10 V		3.3		nC
Gate to Drain Charge	Q <sub>GD</sub>	ID = 9.0 A		5.1		nC
Body Diode Forward Voltage	V <sub>F</sub> (S-D)	IF = 9.0 A, VGS = 0 V		0.84		V
Reverse Recovery Time	trr	IF = 9.0 A, VGS = 0 V		34		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/ μs		34		nC

#### **TEST CIRCUIT 1 AVALANCHE CAPABILITY**

#### **TEST CIRCUIT 2 SWITCHING TIME**







#### **TEST CIRCUIT 3 GATE CHARGE**




# **ELECTRICAL CHARACTERISTICS (TA = 25°C, All terminals are connected.)**


#### CH2


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	Inss	Vps = 30 V, Vgs = 0 V			10	μΑ
Gate Leakage Current	lgss	Vgs = ±18 V, Vps = 0 V			±10	μΑ
Gate Cut-off Voltage	V <sub>GS(off)</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA	1.5	2.0	2.5	V
Forward Transfer Admittance	yfs	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 4.0 A	3.5	7		S
Drain to Source On-state Resistance	RDS(on)1	Vgs = 10 V, ID = 4.0 A		18.0	23.0	mΩ
	RDS(on)2	Vgs = 4.5 V, ID = 4.0 A		25.0	35.0	mΩ
	RDS(on)3	Vgs = 4.0 V, ID = 4.0 A		28.5	41.0	mΩ
Input Capacitance	Ciss	V <sub>DS</sub> = 10 V		480		pF
Output Capacitance	Coss	V <sub>G</sub> s = 0 V		190		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		70		pF
Turn-on Delay Time	td(on)	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 4.0 A		9.9		ns
Rise Time	tr	V <sub>G</sub> S = 10 V		6.2		ns
Turn-off Delay Time	td(off)	$R_G = 10 \Omega$		25		ns
Fall Time	t <sub>f</sub>			5.8		ns
Total Gate Charge	Q <sub>G</sub>	V <sub>DD</sub> = 24 V		10		nC
Gate to Source Charge	Qgs	V <sub>G</sub> S = 10 V		1.9		nC
Gate to Drain Charge	Q <sub>GD</sub>	ID = 8.0 A		2.6		nC
Body Diode Forward Voltage	V <sub>F</sub> (S-D)	IF = 8.0 A, VGS = 0 V		0.81		V
Reverse Recovery Time	trr	IF = 8.0 A, VGS = 0 V		28		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/ μs		23		nC

### **TEST CIRCUIT 1 AVALANCHE CAPABILITY**

### **TEST CIRCUIT 2 SWITCHING TIME**











#### **TEST CIRCUIT 3 GATE CHARGE**


# TYPICAL CHARACTERISTICS (T<sub>A</sub> = 25°C) A) CH1



















#### A) CH1

















#### A) CH1







#### FORWARD BIAS SAFE OPERATING AREA




#### TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH





# A) CH1








# TYPICAL CHARACTERISTICS (TA = 25°C) B) CH2



















#### B) CH2

















# B) CH2







#### FORWARD BIAS SAFE OPERATING AREA




#### TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH



# B) CH2





- The information in this document is current as of March, 2002. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
  books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
  and/or types are available in every country. Please check with an NEC sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).