## REFERENCE FREQUENCY 16.368 MHz, 2ND IF FREQUENCY 4.092 MHz RF/IF FREQUENCY DOWN-CONVERTER + PLL FREQUENCY SYNTHESIZER IC FOR GPS RECEIVER

## DESCRIPTION

The $\mu \mathrm{PB} 1005 \mathrm{~K}$ is a silicon monolithic integrated circuit for GPS receiver. This IC is designed as double conversion RF block integrated RF/IF down-converter + PLL frequency synthesizer on 1 chip.

The incorporation of a chip identical to the conventional 30-pin SSOP ( $9.85 \times 6.1 \times 2.0 \mathrm{~mm}$ ) $\mu$ PB1005GS in a 36pin QFN package ( $6.0 \times 6.0 \times 0.95 \mathrm{~mm}$ ) has enabled a reduction in mounting area of $45 \%$.

The $\mu$ PB1005K features 36 -pin plastic QFN, fixed prescaler and supply voltage. The 36 -pin plastic QFN package is suitable for high density surface mounting. The fixed division internal prescaler is needless to input serial counter data. Supply voltage is 3 V . Thus, the $\mu \mathrm{PB} 1005 \mathrm{~K}$ can make RF block fewer components and lower power consumption.

This IC is manufactured using NEC's 20 GHz fT $\mathrm{NESAT}^{T M}$ III silicon bipolar process. This process uses direct silicon nitride passivation film and gold electrodes. These materials can protect the chip surface from pollution and prevent corrosion/migration. Thus, this IC realizes excellent performance, uniformity and reliability.

## FEATURES

- Double conversion : frefin $=16.368 \mathrm{MHz}$, f2ndilFout $=4.092 \mathrm{MHz}$
- Integrated RF block : RF/IF frequency down-converter + PLL frequency synthesizer
- High-density surface mountable : 36-pin plastic QFN ( $6.0 \times 6.0 \times 0.95 \mathrm{~mm}$ )
- Needless to input counter data : fixed division internal prescaler
- VCO side division $\quad: \div 200(\div 25, \div 8$ serial prescaler $)$
- Reference division : $\div 2$
- Supply voltage : Vcc=2.7 to 3.3 V
- Low current consumption : Icc = 45.0 mA TYP.@Vcc $=3.0 \mathrm{~V}$
- Gain adjustable externally : Gain control voltage pin (control voltage up vs. gain down)


## APPLICATION

- Consumer use GPS receiver of reference frequency 16.368 MHz , 2nd IF frequency 4.092 MHz (for general use)


## ORDERING INFORMATION

| Part Number | Package | Supplying Form |
| :--- | :--- | :--- |
| $\mu$ PB1005K-E1 | 36-pin plastic QFN | Embossed tape 12 mm wide. <br> Pin 1 is in pull-out direction. <br> Qty $2.5 \mathrm{kpcs} /$ reel. |

[^0]
## Caution Electro-static sensitive devices

[^1]
## PIN CONNECTION AND INTERNAL BLOCK DIAGRAM



PRODUCT LINE-UP $\left(\mathrm{TA}_{\mathrm{A}}=+\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{Vcc}=3.0 \mathrm{~V}\right)$

| Type | Part Number | Functions (Frequency unit: MHz) | Vcc <br> (V) | $\begin{gathered} \text { Icc } \\ (\mathrm{mA}) \end{gathered}$ | $\begin{gathered} C G \\ (\mathrm{~dB}) \end{gathered}$ | Package | Status |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General <br> Purpose <br> Wideband <br> Separate <br> IC | $\mu \mathrm{PC} 2756 \mathrm{~T}$ | RF down-converter with osc. Tr | 2.7 to 3.3 | 6.0 | 14 | 6-pin minimold | Available |
|  | $\mu \mathrm{PC} 2756 \mathrm{~TB}$ |  |  |  |  | 6-pin super minimold |  |
|  | $\mu \mathrm{PC} 2753 \mathrm{GR}$ | IF down-converter with gain control amplifier | 2.7 to 3.3 | 6.5 | 60 to 79 | 20-pin plastic SSOP |  |
| Clock <br> Frequency <br> Specific <br> 1 chip IC | $\mu$ PB1003GS | $\begin{aligned} & \text { RF/IF down-converter } \\ & + \text { PLL synthesizer } \\ & \text { REF }=18.414 \\ & 1 \text { stIF }=28.644 / 2 \text { ndIF }=1.023 \end{aligned}$ | 2.7 to 3.3 | 37.5 | 72 to 92 | 30-pin plastic SSOP | Discontinued |
|  | $\mu \mathrm{PB1004GS}$ | RF/IF down-converter <br> + PLL synthesizer <br> REF $=16.368$ <br> $1 \mathrm{stIF}=61.380 / 2 \mathrm{ndIF}=4.092$ | 2.7 to 3.3 | 37.5 | 72 to 92 |  |  |
|  | $\mu \mathrm{PB1005GS}$ |  | 2.7 to 3.3 | 45.0 | 72 to 92 |  | Available |
|  | $\mu \mathrm{PB} 1005 \mathrm{~K}$ |  |  |  |  | 36-pin plastic QFN |  |

Notice Typical performance. Please refer to ELECTRICAL CHARACTERISTICS in detail.
To know the associated products, please refer to their latest data sheets.

## SYSTEM APPLICATION EXAMPLE

GPS receiver RF block diagram


Caution This diagram schematically shows only the $\mu$ PB1005K's internal functions on the system. This diagram does not present the actual application circuits.

## * ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Conditions | Rating | Unit |
| :--- | :---: | :--- | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 3.6 | V |
| Total Circuit Current | Icc | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 100 | mA |
| Power Dissipation | PD | Mounted on double-sided copper clad <br> $50 \times 50 \times 1.6 \mathrm{~mm}$ epoxy glass $\mathrm{PWB}\left(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\right)$ | 361 | mW |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{Stg}}$ |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING RANGE

| Parameter | Symbol | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | Vcc | 2.7 | 3.0 | 3.3 | V |
| Operating Ambient Temperature | TA | -40 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| RF Input Frequency | frFin | - | 1575.42 | - | MHz |
| 1st LO Oscillating Frequency | $\mathrm{f}_{1 \text { stLOin }}$ | 1616.80 | 1636.80 | 1656.80 | MHz |
| 1st IF Input Frequency | $\mathrm{f}_{1 \text { stIFin }}$ | - | 61.380 | - | MHz |
| 2nd LO Input Frequency | f 2noloin $^{\text {l }}$ | - | 65.472 | - | MHz |
| 2nd IF Input/output Frequency | $\mathrm{f}_{\text {2ndlIFin }}$ <br> f2ndlFout | - | 4.092 | - | MHz |
| Reference Input/output Frequency | frefin <br> frEFout | - | 16.368 | - | MHz |
| LO Output Frequency | floout | - | 8.184 | - | MHz |

ELECTRICAL CHARACTERISTICS (Unless otherwise specified $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{Vcc}=\mathbf{3 . 0} \mathrm{V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total Circuit Current | Icctotal | $\mathrm{Icc} 1+\mathrm{Icc} 2+\mathrm{Icc} 3+\mathrm{Icc} 4$ | 32.0 | 45.0 | 60.0 | mA |
| RF Down-converter Block (frFin $=1575.42 \mathrm{MHz}$, $\mathrm{f}_{\text {stLOOin }}=1636.80 \mathrm{MHz}$, $\mathrm{PLOin}=-10 \mathrm{dBm}, \mathrm{Zs}=\mathrm{ZL}=50 \Omega$ ) |  |  |  |  |  |  |
| Circuit Current 1 | Icc1 | No Signals | 6.0 | 10.0 | 14.0 | mA |
| RF Conversion Gain | CGrF | $P_{\text {frin }}=-40 \mathrm{dBm}$ | 12.5 | 15.5 | 18.5 | dB |
| RF-SSB Noise Figure | NFrf | $\mathrm{PrFinf}=-40 \mathrm{dBm}$ | 7.0 | 10.0 | 13.0 | dB |
| Maximum IF Output | PO (sat) RF | $\mathrm{PaFin}^{\text {a }}=-10 \mathrm{dBm}$ | -5.5 | -2.5 | +0.5 | dBm |
| IF Down-converter Block (fistiFin $=61.38 \mathrm{MHz}$, $\mathrm{f}_{\text {nodooln }}=65.472 \mathrm{MHz}, \mathrm{Zs}=50 \Omega, \mathrm{ZL}=2 \mathrm{k} \Omega$ ) |  |  |  |  |  |  |
| Circuit Current 2 | Icc2 | No Signals | 3.4 | 5.3 | 7.2 | mA |
| IF Conversion Voltage Gain | $C G_{\text {(GV)IF }}$ | at Maximum Gain, $\mathrm{P}_{1 \text { stlFin }}=-50 \mathrm{dBm}$ | 38 | 41 | 44 | dB |
| IF-SSB Noise Figure | NFiF | at Maximum Gain, $\mathrm{P}_{1 \text { stIFin }}=-50 \mathrm{dBm}$ | 8.5 | 11.5 | 14.5 | dB |
| Maximum 2ndlF Output | $\mathrm{PO}($ (sat) F | at Maximum Gain, $\mathrm{P}_{1 \text { stlFin }}=-20 \mathrm{dBm}$ | -9.5 | -6.5 | -3.5 | dBm |
| Gain Control Voltage | VGc | Voltage at Maximum Gain CGIF | - | - | 1.0 | V |
| Gain Control Range | Dgc | $\mathrm{P}_{1 \text { stIFin }}=-50 \mathrm{dBm}$ | 20 | - | - | dB |
| 2nd IF Amplifier ( $\mathrm{f}_{\text {nodlifin }}=4.092 \mathrm{MHz}, \mathrm{Zs}=50 \Omega, \mathrm{ZL}=2 \mathrm{k} \Omega$ ) |  |  |  |  |  |  |
| Circuit Current 3 | Icc3 | No Signals | 1.55 | 2.40 | 3.25 | mA |
| Voltage Gain | Gv | $\mathrm{P}_{\text {2ndlifi }}=-60 \mathrm{dBm}$ | 37 | 40 | 43 | dB |
| Output Power | P2ndilout | $\mathrm{P}_{\text {2ndlifin }}=-30 \mathrm{dBm}$ | -14.5 | -11.5 | -8.5 | dBm |
| PLL Synthesizer Block |  |  |  |  |  |  |
| Circuit Current 4 | Icc4 | PLL All Block Operating | 18.5 | 28.5 | 38.5 | mA |
| Phase Comparing Frequency | fPD | PLL Loop | 8.0 | 8.184 | 8.4 | MHz |
| Reference Input Minimum Level | $V_{\text {REFin }}$ | $\begin{aligned} & \mathrm{Z}=10 \mathrm{k} \Omega / / 20 \mathrm{pF} \\ & \text { Impedance of measurement equipment } \end{aligned}$ | 200 | - | - | $m V_{\text {P.P }}$ |
| Loop Filter Output Level (H) | $\mathrm{V}_{\text {LP(H) }}$ |  | 2.8 | - | - | V |
| Loop Filter Output Level (L) | VLP(L) |  | - | - | 0.4 | V |
| Reference Output Swing | VREFout | $\mathrm{ZL}=10 \mathrm{k} \Omega / / 2 \mathrm{pF}$ <br> Impedance of measurement equipment | 1.0 | - | - | Vp-p |

STANDARD CHARACTERISTICS (Unless otherwise specified $\mathrm{T}_{\mathrm{A}}=\boldsymbol{+ 2 5 ^ { \circ }} \mathrm{C}, \mathrm{Vcc}=\mathbf{3 . 0} \mathrm{V}$ )

| Parameter | Symbol | Conditions | Reference | Unit |
| :---: | :---: | :---: | :---: | :---: |
| RF Down-converter Block ( $\mathrm{P}_{1 \text { stLOin }}=-10 \mathrm{dBm}, \mathrm{Z}_{\mathrm{s}}=\mathrm{ZL}=50 \Omega$ ) |  |  |  |  |
| LO Leakage to IF Pin | LOif | $\mathrm{f}_{\text {1stLOin }}=1636.80 \mathrm{MHz}$ | -30 | dBm |
| LO Leakage to RF Pin | LOrf | $\mathrm{f}_{1 \text { stLOin }}=1636.80 \mathrm{MHz}$ | -30 | dBm |
| Input 3rd Order Intercept Point | IIP3RF | $\begin{aligned} & f_{R F i n} 1=1600 \mathrm{MHz}, f_{R F i n} 2=1605 \mathrm{MHz} \\ & \mathrm{f}_{\text {1stLOin }}=1660 \mathrm{MHz} \end{aligned}$ | -13 | dBm |
| IF Down-converter Block (1st LO oscillating, $\mathrm{Zs}=50 \Omega, \mathrm{ZL}=2 \mathrm{k} \Omega$ ) |  |  |  |  |
| LO Leakage to 2nd IF | LO2ndif | $\mathrm{f}_{\text {2ndLOin }}=65.472 \mathrm{MHz}$ | -20 | dBm |
| LO Leakage to 1st IF | $\mathrm{LO}_{1 \text { stif }}$ | $\mathrm{f}_{\text {2ndLOin }}=65.472 \mathrm{MHz}$ | -40 | dBm |
| Input 3rd Order Intercept Point | IIP3IF | $\begin{aligned} & \mathrm{f}_{1 \text { stIFin }}=61.38 \mathrm{MHz}, \mathrm{f}_{1 \text { stlFIIn2 }}=61.48 \mathrm{MHz} \\ & \mathrm{f}_{\text {2ndLOin }}=65.472 \mathrm{MHz} \end{aligned}$ | -34 | dBm |
| VCO Block |  |  |  |  |
| Phase Noise | $\mathrm{C} / \mathrm{N}$ | PLL Loop, $\Delta 1 \mathrm{kHz}$ of VCO wave | -78 | $\mathrm{dBc} / \mathrm{Hz}$ |

## * PIN EXPLANATION

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin Name | Applied Voltage (V) | Pin <br> Voltage <br> (V) | Function and Application | Internal Equivalent Circuit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 35 | RX-MIX ${ }_{\text {out }}$ | - | 1.67 | Output pin of RF mixer. 1st IF filter must be inserted between pin 33 \& 35. |  |
| 36 | Vcc (RF-MIX) | 2.7 to 3.3 | - | Supply voltage pin of RF mixer block. This pin must be decoupled with capacitor (example: 1000 pF ). |  |
| 1 | RF-MIX ${ }_{\text {in }}$ | - | 1.18 | Input pin of RF mixer. 1575.42 MHz band pass filter can be inserted between pin 1 and external LNA. |  |
| 2 | GND (RF-MIX ${ }_{\text {in }}$ ) | 0 | - | Ground pin RF mixer. |  |
| 3 | $\begin{aligned} & \text { Vcc } \\ & \text { (1stLO-OSC) } \end{aligned}$ | 2.7 to 3.3 | - | Supply voltage pin of differential amplifier for 1st LO oscillator circuit. |  |
| 4 | 1stLO-OSC1 | - | 1.88 | Pin $4 \& 5$ are each base pin of differential amplifier for 1st LO oscillator. These pins should be |  |
| 5 | 1stLO-OSC2 | - | 1.88 | equipped with LC and varactor to oscillate on 1636.80 MHz as VCO. |  |
| 6 | $\begin{aligned} & \text { GND } \\ & \text { (1stLO-OSC) } \end{aligned}$ | 0 | - | Ground pin of differential amplifier for 1st LO oscillator circuit. |  |
| 7 | Vcc (phase detector) | 2.7 to 3.3 | - | Supply voltage pin of phase detector and active loop filter. |  |
| 8 | N.C. | - | - | Non connection |  |
| 9 | PD-Vout3 | Pull-up with resistor | - | Pins of active loop filter for tuning voltage output. The active transistors |  |
| 10 | PD-Vout2 | - | Output in accordance with phase difference | configured with darlington pair are built on chip. Pin 11 should be pulled down with external resistor. Pin 9 to 10 should be |  |
| 11 | PD-Vout 1 | Pull-up <br> with resistor | - | order to adjust dumping factor and cutoff frequency. This tuning voltage output must be connected to varactor diode of 1st LO-OSC. |  |
| 12 | GND (phase detector) | 0 | - | Ground pin of phase detector + active loop filter. |  |


| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin Name | Applied Voltage (V) | Pin Voltage (V) | Function and Application | Internal Equivalent Circuit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 13 | Vcc (divider block) | 2.7 to 3.3 | - | Supply voltage pin of prescalers. |  |
| 14 | LOout | - | 2.10 | Monitor pin of comparison frequency at phase detector. |  |
| 15 | GND <br> (divider block) | 0 | - | Ground pin of prescalers + LOout amplifier |  |
| 16 | N.C. | - | - | Non connection | - |
| 17 | REFin | - | 1.97 | Input pin of reference frequency. <br> This pin should be equipped <br> with external 16.368 MHz <br> oscillator (example: TCXO). |  |
| 18 | N.C. | - | - | Non connection |  |
| 19 | Vcc <br> (reference <br> block) | 2.7 to 3.3 | - | Supply voltage pin of input/output amplifiers in reference block. |  |
| 20 | REFout | - | 1.65 | Output pin of reference frequency. The frequency from pin 17 can be took out as 1 Vp-p swing. |  |
| 21 | N.C. | - | - | Non connection | - |
| 22 | 2ndlFout | - | 1.55 | Output pin of 2nd IF amplifier. <br> This pin output 4.092 MHz clipped sinewave. <br> This pin should be equipped with external inverter to adjust level to next stage on user's system. |  |
| 23 | Vcc <br> (2ndIF-AMP) | 2.7 to 3.3 | - | Supply voltage pin of 2nd IF amplifier. |  |
| 24 | 2ndIFbypass | - | 2.20 | Bypass pin of 2nd IF amplifier input 1. This pin should be grounded through capacitor. |  |
| 25 | 2ndlFin2 | - | 2.30 | Pin of 2nd IF amplifier input 2. This pin should be grounded through capacitor. |  |
| 26 | 2ndlFin 1 | - | 2.30 | Pin of 2nd IF amplifier input 1. 2nd IF filter can be inserted between pin 26 \& 28. |  |
| 27 | GND <br> (2ndIF-AMP) | 0 | - | Ground pin of 2nd IF amplifier. |  |


| Pin <br> No. | Pin Name | Applied <br> Voltage <br> (V) | Pin <br> Voltage <br> (V) | Function and Application | Internal Equivalent Circuit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 28 | IF-MIX ${ }_{\text {out }}$ | - | 1.14 | Output pin from IF mixer. IF mixer output signal goes through gain control amplifier before this emitter follower output port. |  |
| 29 | N.C. | - | - | Non connection | $N$ |
| 30 | VGc (IF-MIX) | 0 to 3.3 | - | Gain control voltage pin of IF mixer output amplifier. This voltage performs forward control (VGc up $\rightarrow$ Gain down). |  |
| 31 | Vcc (IF-MIX) | 2.7 to 3.3 | - | Supply voltage pin of IF mixer, gain control amplifier and emitter follower transistor. |  |
| 32 | N.C. | - | - | Non connection |  |
| 33 | IF-MIX ${ }_{\text {in }}$ | - | 2.03 | Input pin of IF mixer. |  |
| 34 | GND (IF-MIX) | 0 | - | Ground pin of IF mixer. |  |

Caution Ground pattern on the board must be formed as wide as possible to minimize ground impedance.

## TEST CIRCUIT





Spectrum Analyzer : measure frequency
Oscilloscope : measure output voltage swing
COMPONENT LIST

| Form | Symbol | Value |
| :---: | :---: | :---: |
| Chip capacitor | C1 to C5, C8, C11 to C15, C17, C18, C22 | 1000 pF |
|  | C6, C7 | 24 pF (UJ) |
|  | C9 | 1800 pF |
|  | C10 | 33 nF |
|  | C19 | 10000 pF |
|  | C23 | $1 \mu \mathrm{~F}$ |
|  | C16, C20 | $0.1 \mu \mathrm{~F}$ |
|  | C21 | $0.01 \mu \mathrm{~F}$ |
| Chip resistor | R1, R2 | $4.7 \mathrm{k} \Omega$ |
|  | R3 | $6.2 \mathrm{k} \Omega$ |
|  | R4 | $1.2 \mathrm{k} \Omega$ |
|  | R5, R6 | $1.95 \mathrm{k} \Omega$ |
| Varactor Diode | V-Di | 1SV285 |
| Chip Inductor | L | 3.9 nH |

$\star$ TYPICAL CHARACTERISTICS (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{Vcc}=\mathbf{3 . 0} \mathrm{V}$ )

- IC TOTAL -

- RF DOWN-CONVERTER BLOCK -


1ST IF OUTPUT POWER vs. RF INPUT POWER


1ST IF OUTPUT POWER vs. RF INPUT POWER



RF CONVERSION GAIN vs. 1ST IF OUTPUT FREQUENCY


RF CONVERSION GAIN vs. RF INPUT FREQUENCY


3RD ORDER INTERMODULATION DISTORTION, 1ST IF OUTPUT POWER OF EACH TONE vs. RF INPUT POWER OF EACH TONE


- IF DOWN-CONVERTER BLOCK -

CIRCUIT CURRENT vs. SUPPLY VOLTAGE



IF CONVERSION GAIN vs. 1ST IF INPUT FREQUENCY


2ND IF OUTPUT POWER vs. 1ST IF INPUT POWER


IF CONVERSION GAIN vs. 1ST IF INPUT FREQUENCY


IF CONVERSION GAIN vs. 2ND IF OUTPUT FREQUENCY


IF CONVERSION GAIN vs. 2ND IF OUTPUT FREQUENCY





- IF AMPLIFIER BLOCK -

CIRCUIT CURRENT vs. SUPPLY VOLTAGE



- PLL SYNTHESIZER BLOCK -



Remark The graphs indicate nominal characteristics.

* PACKAGE DIMENSIONS

36-PIN PLASTIC QFN (UNIT: mm)


## NOTE ON CORRECT USE

(1) Observe precautions for handling because of electro-static sensitive devices.
(2) Form a ground pattern as widely as possible to minimize ground impedance (to prevent abnormal oscillation).
(3) Keep the track length of the ground pins as short as possible.
(4) Connect a bypass capacitor (example: 1000 pF ) to the Vcc pin.
(5) Frequency signal input/output pins must be each coupled with external capacitor for DC cut.

## RECOMMENDED SOLDERING CONDITIONS

This product should be soldered under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

| Soldering Method | Soldering Conditions | Recommended Condition Symbol |
| :--- | :--- | :---: |
| Infrared Reflow | Package peak temperature: $235^{\circ} \mathrm{C}$ or below <br> Time: 30 seconds or less (at $210^{\circ} \mathrm{C}$ ) <br> Count: 2, Exposure limit: None ${ }^{\text {Note }}$ | IR35-00-2 |
| Partial Heating | Pin temperature: $300^{\circ} \mathrm{C}$ <br> Time: 3 seconds or less (per side of device) <br> Exposure limit: None ${ }^{\text {Note }}$ | - |

Note After opening the dry pack, keep it in a place below $25^{\circ} \mathrm{C}$ and $65 \%$ RH for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

For details of recommended soldering conditions for surface mounting, refer to information document SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (C10535E).
[MEMO]


NESAT (NEC Silicon Advanced Technology) is a trademark of NEC Corporation.

- The information in this document is current as of August, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


[^0]:    Remark To order evaluation samples, please contact your local NEC sales office. (Part number for sample order: $\mu \mathrm{PB} 1005 \mathrm{~K}$ )

[^1]:    The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
    Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

