

BICMOS INTEGRATED CIRCUIT μ PC1935

DC-DC CONVERTER CONTROL IC

DESCRIPTION

The μ PC1935 is a low-voltage input DC-DC converter control IC that can configure a three-output (step-up \times 2, inverted output \times 1) DC-DC converter at an input voltage of 3, 3.3, or 5 V.

Because of its wide operating voltage range, this IC can also be used to control DC-DC converters using an AC adapter for input.

FEATURES


- Low supply voltage: 2.5 V (MIN.)
- Operating voltage range: 2.5 to 20 V (breakdown voltage: 30 V)
- Can control three output channels.
- Timer latch circuit for short-circuit protection.
- Ceramic capacitor with low capacitance (0.1 μ F) can be used for short-circuit protection.
- Dead times of channels 2 (step-up) and 3 (inverted output) can be set from external resistors. Dead time of channel 1 (step-up) is internally fixed to 85 %.
- Soft start of each channel can be set independently.
- Each channel can be turned ON/OFF independently.

ORDERING INFORMATION

Part Number	Package	
μ PC1935GR	16-pin plastic TSSOP (5.72 mm (225))	

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


BLOCK DIAGRAM



PIN CONFIGURATION (Top view)

16-pin plastic TSSOP (5.72 mm (225))

• μ PC1935GR



PIN FUNCTIONS

Pin No.	Symbol	Function	Pin No.	Symbol	Function
1	Vcc	Power supply	9	OUT ₂	Channel 2 open-drain output
2	VREF	Reference voltage output	10	FB ₂	Channel 2 error amplifier output
3	R⊤	Frequency setting resistor connection	11	l ₁₂	Channel 2 error amplifier inverted input
4	GND	Ground	12	DTC ₂	Channel 2 dead time setting
5	DLY	Short-circuit protection/channel 1 soft start capacitor connection	13	OUT₃	Channel 3 open-drain output
6	l ₁₁	Channel 1 error amplifier inverted input	14	FB ₃	Channel 3 error amplifier output
7	FB ₁	Channel 1 error amplifier output	15	Ііз	Channel 3 error amplifier inverted input
8	OUT ₁	Channel 1 open-drain output	16	DTC₃	Channel 3 dead time setting

3

CONTENTS

	1.	ELE	CTRICAL SPECIFICATIONS	5
*	2.	CON	FIGURATION AND OPERATION OF EACH BLOCK	11
		2.1	Reference Voltage Generator	12
		2.2	Oscillator	12
		2.3	Under Voltage Lock-out Circuit	12
		2.4	Error Amplifiers	12
		2.5	PWM Comparators	12
		2.6	Timer Latch-Method Short Circuit Protection Circuit	13
		2.7	Output Circuit	13
*	3.	NOT	ES ON USE	14
		3.1	Setting the Output Voltage	14
		3.2	Setting the Oscillation Frequency	15
		3.3	Preventing Malfunction of the Timer Latch-Method Short Circuit Protection Circuit	15
		3.4	Connecting Unused Error Amplifiers	16
		3.5	ON/OFF Control	17
			3.5.1 Channel 1 (for step-up)	17
			3.5.2 Channel 2 (for step-up)	18
			3.5.3 Channel 3 (for inverted output)	19
		3.6	Maximum Duty Limit	20
		3.7	Notes on Actual Pattern Wiring	20
*	4.	APP	LICATION EXAMPLE	21
		4.1	Application Example	21
		4.2	List of External Parts	22
	5.	PAC	KAGE DRAWING	23
	c	DEC	OMMENDED SOLDEDING CONDITIONS	24

1. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (unless otherwise specified, T_A = 25 °C)

Parameter	Symbol	Ratings	Unit
Supply voltage	Vcc	30	V
Output voltage	Vo	30	V
Output current (open drain output)	lo	21	mA
Total power dissipation	PT	400	mW
Operating ambient temperature	TA	-20 to + 85	°C
Storage temperature	T _{stg}	–55 to + 150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Conditions

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc	2.5		20	V
Output voltage	Vo	0		20	V
Output current	lo			20	mA
Operating temperature	TA	-20		+85	°C
Oscillation frequency	fosc	20		800	kHz


★ Caution The recommended operating range may be exceeded without causing any problems provided that the absolute maximum ratings are not exceeded. However, if the device is operated in a way that exceeds the recommended operating conditions, the margin between the actual conditions of use and the absolute maximum ratings is small, and therefore thorough evaluation is necessary. The recommended operating conditions do not imply that the device can be used with all values at their maximum values.




Electrical Characteristics (unless otherwise specified, $T_A = 25$ °C, $V_{CC} = 3$ V, $f_{OSC} = 100$ kHz)

Block	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Under	Start-up voltage	Vcc (L-H)	IREF = 0.1 mA		1.57		٧
voltage	Operation stop voltage	Vcc (H-L)	IREF = 0.1 mA		1.5		V
lock-out	Hysteresis voltage	Vн	IREF = 0.1 mA		70		mV
section	Reset voltage (timer latch)	Vccr	IREF = 0.1 mA		1.0		V
Reference	Reference voltage	VREF	Iref = 1 mA	2.0	2.1	2.2	V
voltage	Line regulation	REGIN	2.5 V≤Vcc≤20 V		2	12.5	mV
section	Load regulation	REG∟	0.1 mA≤lref≤1 mA		1	7.5	mV
	Temperature coefficient	$\Delta V_{REF}/\Delta T$	-20 °C≤Ta≤+85 °C, IREF = 0 A		0.5		%
Oscillation	fosc setting accuracy	Δfosc	Rτ = 18 kΩ	-20		+30	%
section	fosc total stability	Δfosc	–20 °C≤Ta≤+85 °C,	-30		+50	%
			2.5 V≤Vcc≤20 V				
Duty setting	Input bias current	lвD	(Channels 2 and 3 only)			1.0	μΑ
section	Channel 1 maximum duty	D мах.			85		%
	Channel 1 soft start time	tss	$C_{DLY} = 0.1 \mu F$		50		ms
	Low-level threshold voltage	V _{TH} (L)	Duty = 0 % (channels 1 and2)		1.2		V
			Duty = 100 % (channel 3)				
	High-level threshold voltage	V _{TH (H)}	Duty = 100 % (channel 2)		1.6		V
			Duty = 0 % (channel 3)				
Error	Input threshold voltage	VITH		0.285	0.3	0.315	V
amplifier	Input bias current	Ів		-100		+100	nA
section	Open loop gain	Av	Vo = 0.3 V	70	80		dB
	Unity gain	funity	Vo = 0.3 V		1.5		MHz
	Maximum output voltage (+)	Vom ⁺	lo = -45 μA	1.6	2		V
	Maximum output voltage (-)	V _{ом} -	Ιο = 45 μΑ		0.02	0.5	V
	Maximum sink current	lOsink	V _{FB} = 0.5 V	0.8	1.4		μΑ
	Output source current	Osource	V _{FB} = 1.6 V		-70	-45	μΑ
Output	Output ON voltage	Vol	R _L = 150 Ω		0.2	0.6	V
section	Rise time	t r	R _L = 150 Ω		50		ns
	Fall time	tf	R _L = 150 Ω		50		ns
Short-circuit	Input sense voltage	V _{TH1} , V _{TH2}	Channels 1 and 2	1.75	1.9	2.05	V
protection		V _{TH3}	Channel 3	0.5	0.63	0.75	V
section	UV sense voltage	ense voltage Vuv			0.8	0.85	V
	Source current on short-circuiting	louv		1.0	1.6	2.7	μΑ
	Delay time	toly	$C_{DLY} = 0.1 \mu F$		50		ms
Overall	Circuit operation current	Icc	Vcc = 3 V	1.8	3.1	5.1	mA


Caution Connect a capacitor of 0.01 to 10 μ F to the VREF pin.





Timing Charts (sequence operation of power application \rightarrow channel 1 \rightarrow channel 2 \rightarrow channel 3)





Typical Characteristic Curves (unless otherwise specified, Vcc = 3 V, fosc = 100 kHz, TA = 25 °C) (Nominal)












































★ 2. CONFIGURATION AND OPERATION OF EACH BLOCK




Figure 2-1 Block Diagram

2.1 Reference Voltage Generator

The reference voltage generator is comprised of a band-gap reference circuit, and outputs a temperature-compensated reference voltage (2.1 V). The reference voltage can be used as the power supply for internal circuits, or as a reference voltage, and can also be accessed externally via the VREF pin (pin 2).

2.2 Oscillator

The oscillator self-oscillates if a timing resistor is attached to the R_T pin (pin 3). This oscillator waveform is input to the inverted input pins (channel 1 and 2) or non-inverted input pin (channel 3) of the three PWM comparators to determine the oscillation frequency.

2.3 Under Voltage Lock-out Circuit

The under voltage lock-out circuit prevents malfunctioning of the internal circuits when the supply voltage is low, such as when the supply voltage is first applied, or when the power supply is interrupted. When the voltage is low, the three output transistors are cut off at the same time.

2.4 Error Amplifiers

The non-inverted input pins of the error amplifiers E/A₁, E/A₂, and E/A₃ are connected internally to 0.3 V (the input threshold voltages are all 0.3 V (TYP.)). The circuits of the error amplifiers E/A₁, E/A₂, and E/A₃ are exactly the same. The first stage of the error amplifier is a P-channel MOS transistor input.

2.5 PWM Comparators

The output ON duty is controlled according to the outputs of the error amplifiers and the voltage input to the Dead Time Control pin (fixed internally for channel 1).

A triangular waveform is input to the inverted pin, and the error amplifier output and Dead Time Control pin voltage (fixed internally for channel 1) are input to the non-inverted pins of the PWM comparators for channel 1 and channel 2. Therefore, the output transistor ON period is the period when the triangular waveform is lower than the error amplifier output and Dead Time Control pin voltage (fixed internally for channel 1).

Channel 3 is the logical inverse of channel 1 and channel 2. Consequently, the triangular waveform is input to the non-inverted input pin, and the error amplifier output and Dead Time Control pin voltage are input to the inverted input pins of the PWM comparator for channel 3. Therefore, the transistor ON period is the period when the triangular waveform is higher than the error amplifier output and Dead Time Control pin voltage (refer to **Timing Charts**).

2.6 Timer Latch-Method Short Circuit Protection Circuit

When the outputs of the converters for each channel drop, the FB outputs of the error amplifiers of those outputs go high (FB₃ output goes low). If the FB output exceeds the timer latch input detection voltage ($V_{TH} = 1.9 \text{ V}$) (FB₃ output goes lower than the timer latch input detection voltage ($V_{TH} = 0.63 \text{ V}$)), then the output of the SCP comparator goes low, and Q₁ goes off.

When Q₁ turns OFF, the constant-current supply charges C_{DLY} via the DLY pin. The DLY pin is internally connected to a flip-flop. When the DLY pin voltage reaches the UV detection voltage (V_{UV} = 0.8 V (TYP.)), the output Q of the flip-flop goes low, and the output stage of each channel is latched to OFF (refer to **Figure 2-1 Block Diagram**).

The logic of channels 1 and 2 is reverse to that of channel 3. Consequently, an inverter circuit is inserted between the FB output of channels 1 and 2, and SCP comparator input.

Make the power supply voltage briefly less than the reset voltage (VccR, 1.0 V TYP) to reset the latch circuit when the short-circuit protection circuit has operated.

2.7 Output Circuit

The output circuit has an N-channel open-drain output providing an output withstand voltage of 30 V (absolute maximum rating), and an output current of 21 mA (absolute maximum rating).

★ 3. NOTES ON USE

NEC


3.1 Setting the Output Voltage

Figure 3-1 illustrates the method of setting the output voltage. The output voltage is obtained using the formula shown in the figure.


The input threshold value of the error amplifier is 0.3 V (TYP.) for all the error amplifiers, E/A₁, E/A₂, and E/A₃. Therefore, select a resistor value that gives this voltage.

Figure 3-1 Setting the Output Voltage


(1) When setting a positive output voltage using error amplifier E/A₁.



(2) When setting a positive output voltage using error amplifier E/A₂.



(3) When setting a negative output voltage using error amplifier E/A₃.



3.2 Setting the Oscillation Frequency

Choose R_T according to the oscillation frequency (fosc) vs timing resistor (R_T) characteristics (refer to **Typical Characteristics Curves** fosc vs R_T). The formula below (3-1) gives an approximation of fosc. However, the result of formula 3-1 is only an approximation, and the value must be confirmed in actual operation, especially for high-frequency operation.

$$fosc[Hz] \cong 1.856 \times 10^9 / RT[\Omega]$$
 (3-1)

3.3 Preventing Malfunction of the Timer Latch-Method Short Circuit Protection Circuit

The timer latch short-circuit protection circuit operates when the error amplifier outputs of channel 1 or channel 2 (pin 7 and 10) exceed approximately 1.9 V, or when the error amplifier output of channel 3 (pin 14) goes below approximately 0.63 V, and cuts off the output. However, if the rise of the power supply voltage is fast, or if there is noise on the DLY pin (pin 5), the latch circuit may malfunction and cut the output off.

To prevent this, keep the wiring impedance between the DLY pin and the GND pin (pin 4) low, and avoid applying noise to the DLY pin.

μ PC1935


3.4 Connecting Unused Error Amplifiers

When the unused circuit of the three control circuits provided internally is error amplifier E/A₂, connect the circuit in such a way as to make sure that the output of the error amplifier is low. When the unused circuit is error amplifier E/A₃, connect the circuit in such a way as to make sure that the output of the error amplifier is high. In the case of error amplifier E/A₁, the Dead Time Control pin is fixed internally, so be sure to always use this amplifier.


Figure 3-2 shows examples of how to connect unused error amplifiers.

Figure 3-2 Examples of Connecting Unused Error Amplifiers

(1) Error amplifier E/A₂



(2) Error amplifier E/A₃





3.5 ON/OFF Control

3.5.1 Channel 1 (for step-up)

The ON/OFF signal control method of the output oscillation of channel 1 is to input the ON/OFF signal from ON₁ as shown in Figure 3-3. For channel 1, soft start or timer latch (SCP) is internally selected. Soft start is executed when the first start signal is input. When the end of soft start is detected, the soft start select switch is turned OFF and the timer latch circuit operates.




Figure 3-3 ON/OFF Control (channel 1 for step-up)

(1) When ON1 is high: OFF status

Q₁₁: ON \rightarrow DLY pin: Low level \rightarrow Output duty of PWM comparator: 0 %

 D_{11} : $ON \rightarrow I_{11}$ pin: High level \rightarrow FB₁ output: Low level

(2) When ON1 is low: ON status (start up)

 $Q_{11}\text{: OFF} \to C_{DLY} \text{ is charged in the sequence of } [V_{REF} \to R_1 \to SW \to DLY \text{ pin } \to C_{DLY}] \to Soft \text{ start }$

 D_{11} : OFF $\rightarrow I_{11}$ pin: Low level \rightarrow FB₁ output: High level

(3) When ON1 goes high again after start up (SW: OFF): OFF status

 Q_{11} : ON \rightarrow DLY pin: Low level (Nothing happens because SW is OFF.)

D₁₁: ON \rightarrow I₁₁ pin: High level \rightarrow FB₁ output: Low level \rightarrow PWM comparator output duty: 0 %

 \rightarrow Converter output voltage (Vo₁) drops.

Caution Even if start up is executed by making ON₁ low again after (3), soft start is not executed because the soft start select switch (SW) remains OFF. To execute soft start of channel 1 again, drop Vcc to 0 V once.

μPC1935

3.5.2 Channel 2 (for step-up)

The ON/OFF signal control method of the output oscillation of channel 2 is to input the ON/OFF signal from ON₂ as shown in Figure 3-4. The PWM converter can be turned ON/OFF by controlling the level of the DTC₂ pin. However, it is necessary to keep the level of the FB₂ output low (the SCP comparator input high) so that the timer latch does not start when the PWM converter is OFF. In this circuit example, the FB₂ output level is controlled by controlling the level of the I₁₂ pin.




Figure 3-4 ON/OFF Control (channel 2: step-up)

(1) When ON2 is high: OFF status

Q21: ON \rightarrow DTC2 pin: Low level \rightarrow Output duty of PWM comparator: 0 %

 D_{21} : ON \rightarrow I₁₂ pin: High level \rightarrow FB₂ output: Low level \rightarrow SCP comparator output: High level \rightarrow Timer latch stops.

(2) When ON2 is low: ON status

Q21: OFF \rightarrow C21 is charged in the sequence of [V_{REF} \rightarrow R23 \rightarrow C21] \rightarrow DTC2 pin voltage rises \rightarrow Soft start D21: OFF \rightarrow I₁₂ pin: Low level \rightarrow FB2 output: High level \rightarrow SCP comparator output: Low level \rightarrow Q1 is OFF \rightarrow Charging C_{DLY} starts (timer latch start).

Caution Keep the low-level voltage of the DTC₂ pin within 1.2 V and the high-level voltage of the I₁₂ pin at 0.3 V or higher. The maximum voltage that is applied to the I₁₂ pin must be equal to or lower than V_{REF}.

3.5.3 Channel 3 (for inverted output)

The ON/OFF signal control method of the output oscillation of channel 3 is to input the ON/OFF signal from ON₃ as shown in Figure 3-5. The PWM converter can be turned ON/OFF by controlling the level of the DTC₃ pin. However, it is necessary to keep the level of the FB₃ output high so that the timer latch does not start when the PWM converter is OFF. In this circuit example, the FB₃ output level is controlled by controlling the level of the I_{I3} pin.

Because channel 3 supports an inverted converter, its PWM comparator logic is different from that of channels 1 and 2.




Figure 3-5 ON/OFF Control (channel 3: for inverted output)

(1) When ON₃ is high: OFF status

Q₃₁: ON \rightarrow Q₃₂: ON \rightarrow DTC₃ pin: High level \rightarrow Output duty of PWM comparator: 0 %

 $Q_{33}\text{: ON} \rightarrow I_{13} \text{ pin: Low level} \rightarrow FB_3 \text{ output: High level} \rightarrow SCP \text{ comparator output: High level} \rightarrow Q_1 \text{ is ON}.$

→ Timer latch stops.

(2) When ON₃ is low: ON status

Q₃₁: OFF \rightarrow Q₃₂ is OFF. \rightarrow C₃₁ is charged in the sequence of [V_{REF} \rightarrow C₃₁ \rightarrow R₃₄] \rightarrow DTC₃ pin voltage drops.

 \rightarrow Soft start

 $Q_{33}\text{: OFF} \rightarrow I_{13} \text{ pin: High level} \rightarrow FB_3 \text{ output: Low level} \rightarrow SCP \text{ comparator output: Low level} \rightarrow Q_1\text{: OFF}$

 \rightarrow Charging CDLY starts (timer latch start).

Caution Keep the high-level voltage of the DTC₃ pin at 1.6 V or higher and the low-level voltage of the I_{I3} pin within 0.3 V. The maximum voltage that is applied to the I_{I3} pin must be equal to or lower than V_{REF}.

3.6 Maximum Duty Limit

Channel 1 is switched internally between Soft Start and Timer Latch. For this reason, the DTC voltage is fixed internally, and the maximum duty is limited to 85%.

The DTC voltage for channel 2 and channel 3 can be set externally, so the maximum duty is not limited.

3.7 Notes on Actual Pattern Wiring

When actually carrying out the pattern wiring, it is necessary to separate control-related grounds and power-related grounds, and make sure that they do not share impedances as far as possible. In addition, make sure the high-frequency impedance is lowered using capacitors and other components to prevent noise input to the VREF pin.

★ 4. APPLICATION EXAMPLE

4.1 Application Example

Figure 4-1 shows an example circuit for obtaining ±5 V/50 mA and +12 V/50 mA from a +3 V power supply.

CH1 Vo₁ = +12 V lo = 50 mA $\begin{array}{l} \text{CH3} \\ \text{V}_{\text{OS}} = -5 \text{ V} \\ \text{Io} = 50 \text{ mA} \end{array}$ C21 + 68 µF #+ 68 #+ + C₁₁ E 68 μF L₃₁ 47 μH ≠ٌ گ **★**22 **★**5 (်စိ L₂₁ 47 μH L¹¹ μH :R₁₅ . 64 R₁6 20 kΩ 28 28 28 29 ≸R₁₁ **⋚120 kΩ** 47 KD 05R22 22.4 kD 4VR33 1 kD VR33 10 kΩ R₃₂ 54 kΩ 00 o V_{IN} = +3 V D₁₂ 1SS220 FB₁ OUT₁ FB₂ OUT₂ R₁₁² 10 kΩ Css 0.1 pF Ξ 9 $\frac{R_{111}}{5.1 \text{ k}\Omega}$ FB₃ OUT₃ DTC₂ 188220 GND 4 사 R_T 3.9 kΩ Vcc Vref 2 | R₂₁₄ | ₹ 10 kΩ -R₂₁₅ -10 kΩ ő ON/OFF 3 R₃₁₅ 10 kΩ C25 2.2 µF R314 5.1 kΩ ₹ C35 2.2 µF ن=

Figure 4-1 Chopper-Method/Inverting-Type Switching Regulator

4.2 List of External Parts

The list below shows the external parts.

Table 4-1 List of External Parts


Symbol	Parameter	Function	Part number	Maker	Remark
C ₁₁	68 μ F	Output capacitor	20SA68M	SANYO	OS-CON, SA series
D ₁₁		Schottkey diode	D1FS4	SHINDENGEN	
L11	47 μ H	Choke inductor	636FY-470M	токо	D73F series
Q11		Switching transistor	2SD2403	NEC	
Q12		Buffer transistor	2SA812	NEC	
Q13		Buffer transistor	2SC1623	NEC	
D ₁₂		Switching diode	1SS220	NEC	
Q14		Transistor for switch	2SK2158	NEC	
C ₂₁	68 μ F	Output capacitor	20SA68M	SANYO	OS-CON, SA series
D ₂₁		Schottkey diode	D1FS4	SHINDENGEN	
L21	47 μ H	Choke inductor	636FY-470M	токо	D73F series
Q21		Switching transistor	2SD2403	NEC	
Q22		Buffer transistor	2SA812	NEC	
Q23		Buffer transistor	2SC1623	NEC	
D22		Switching diode	1SS220	NEC	
Q24		Transistor for switch	2SK2158	NEC	
C ₃₁	68 μ F	Output capacitor	20SA68M	SANYO	OS-CON, SA series
D31		Schottkey diode	D1FS4	SHINDENGEN	
L31	47 μ H	Choke inductor	636FY-470M	токо	D73F series
Q31		Switching transistor	2SB1572	NEC	
Q32		Buffer transistor	2SA812	NEC	
Q33		Buffer transistor	2SC1623	NEC	
Q34		Transistor for switch	2SA812	NEC	
Q35		Transistor for switch	2SC1623	NEC	
Q36		Transistor for switch	2SC1624	NEC	

Remarks 1. The capacitors that are not specified in the above list are multilayer ceramic capacitors.

2. The resistors that are not specified in the above list are 1/4W resistors.

5. PACKAGE DRAWING

16-PIN PLASTIC TSSOP (5.72 mm (225))



NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	5.15±0.15
A'	5.0±0.1
В	0.375 MAX.
С	0.65 (T.P.)
D	$0.24^{+0.06}_{-0.04}$
Е	$0.09^{+0.06}_{-0.04}$
F	1.01+0.09
G	0.92
Н	6.4±0.2
1	4.4±0.1
J	1.0±0.2
K	$0.145^{+0.055}_{-0.045}$
L	0.5
М	0.10
N	0.10
P	3°+5°
R	0.25
S	0.6±0.15
	CACCE OF DIC 4

S16GR-65-PJG-1

6. RECOMMENDED SOLDERING CONDITIONS

Recommended solder conditions for this product are described below.

For details on recommended soldering conditions, refer to Information Document "Semiconductor Device Mounting Technology Manual" (C10535E).

For soldering methods and conditions other than those recommended, consult NEC.

Surface Mount Type

 μ PC1935GR: 16-pin plastic TSSOP (5.72 mm (225))

Soldering Method	Soldering Conditions	Symbol of Recommended Conditions
Infrared reflow	Package peak temperature: 235 °C, Time: 30 seconds MAX. (210 °C MIN.), Number of times: 3 MAX.	IR35-00-3
VPS	Package peak temperature: 215 °C, Time: 40 seconds MAX. (200 °C MIN.), Number of times: 3 MAX.	VP15-00-3
Wave soldering	Soldering bath temperature: 260 °C MAX., Time: 10 seconds MAX., Number of times: 1, Preheating temperature: 120 °C MAX. (package surface temperature)	WS60-00-1

Caution Do not use two or more soldering methods in combination.

NEC μ PC1935

[MEMO]

[MEMO]

NOTES FOR BICMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS

Note:

No connection for device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. Input levels of devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF BICMOS DEVICES

Note:

Power-on does not necessarily define initial status of device. Production process of BiCMOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
 consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
 this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices,
 the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or
 property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety
 measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.