

# BIPOLAR ANALOG INTEGRATED CIRCUIT $\mu PC8105GR$

## 400 MHz QUADRATURE MODULATOR FOR DIGITAL MOBILE COMMUNICATION

#### **DESCRIPTION**

The  $\mu$ PC8105GR is a sillicon monolithic integrated circuit designed as quadrature modulator for digital mobile communication systems. This modulator housed in a 16 pin plastic SSOP that is easy to install and contributes to miniaturizing the system.

The device has power save function and can operates 2.7 to 5.5 V supply voltage to realize low power consumption.

#### **FEATURES**

- Internal 90° phase shifter is accurate over an IF range from 100 MHz to 400 MHz.
- Wide supply voltage range: Vcc = 2.7 to 5.5 V.
- Low operation current: Icc = 16 mA (typ.).
- · 16 pin plastic SSOP suitable for high density surface mounting.
- · Low current in sleep mode

#### **APPLICATION**

- · IF modulator for Digital cellular phone (PDC, IS-54, GSM etc..)
- IF modulator for Digital cordless phone (PHS, PCS etc..)

#### ORDERING INFORMATION

PART NUMBER	PACKAGE	SUPPLYING FORM
μPC8105GR-E1	16 pin plastic SSOP (225 mil)	Carrier tape width 12 mm. Q'ty 2.5 kp/Reel Pin 1 indicated pull-out direction of tape.

To order evaluation samples, please contact your local NEC sales office. (Part number for sample order:  $\mu$ PC8105GR)

Caution electro-static sensitive device

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




#### **SERIES PRODUCTS**

SERIES TYPE	PART NUMBER	f LO1 in (MHz)	f MODout (MHz)	f I/Q (MHz)	Up-Converter f RFout (MHz)	APPLICATIONS
150 MHz Quadrature MOD	μPC8101GR	100 to 300	50 to 150	DC to 0.5	External	CT2, Digital Comm.
Up-Con + Quadrature MOD	μPC8104GR	100 t	o 400	DC to 10	800 to 1900	Digital Comm.
400 MHz Quadrature MOD	μPC8105GR	100 to 400		DC to 10	External	Digital Comm.


Remark: As for detail information of series products, please refer to each data sheet.

#### INTERNAL BLOCK DIAGRAM AND PIN CONNECTIONS (Top View)



#### **APPLICATION EXAMPLE**

#### [Digital cellular hand-held phone]





#### ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	TEST CONDITIONS
Supply Voltage	Vcc	6.0	V	T <sub>A</sub> = +25 °C
Power Save Voltage	Vps	6.0	V	T <sub>A</sub> = +25 °C
Power Dissipation	Po	310	mW	T <sub>A</sub> = +85 °C <sup>™</sup>
Operating Temperature	Тор	-40 to +85	°C	
Storage Temperature	Tstg	-55 to +150	°C	

<sup>\*1:</sup> Mounted on  $50 \times 50 \times 1.6$  mm double copper clad epoxy glass board

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Supply Voltage	Vcc	2.7	3.0	5.5	V	
Operating Temperature	TA	-40	+25	+85	°C	
Modulator Output Frequency	f <sub>MODout</sub>	100		400	MHz	
LO1 Input Frequency	<b>f</b> LO1in					P <sub>LOin</sub> = -10 dBm
I/Q Input Frequency	f <sub>I/Qin</sub>	DC		10	MHz	P <sub>I/Qin</sub> = 600 mV <sub>p-p</sub> MAX (Single ended)

#### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = +25 °C, Vcc = 3.0 V, Unless Otherwise Specified VPS ≥ 1.8 V)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Circuit Current	Icc	10	16	21	mA	No input signal
Circuit Current at Power Save Mode	Icc(PS)		0.1	5	μΑ	V <sub>PS</sub> ≤ 1.0 V
Output Power	PMODout	-21.0	-16.5	-12.0	dBm	I/Q DC = 1.5 V
LO Carrier Leak	LOL		-40	-30	dBc	$P_{I/Qin} = 500 \text{ mV}_{p-p} \text{ (Single ended)}$
Image Rejection (Side Band Leak)	ImR		-40	-30	dBc	



#### STANDARD CHARACTERISTICS FOR REFERENCE

(T<sub>A</sub> = +25 °C, Vcc = 3.0 V, Unless Otherwise Specified VPS  $\geq$  1.8 V)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
I/Q 3rd Order Intermodulation Distortion	<b>IМ</b> зі/Q		-50	-30	dBc	I/Q DC = 1.5 V $P_{VQin} = 500 \text{ mV}_{p-p}$ (Single ended)
I/Q Input Impedance	ZI/Q		20		kΩ	I/Q DC = 1.5 V
I/Q Bias Current	l <sub>I/Q</sub>		5		μΑ	$P_{VQin} = 500 \text{ mV}_{p-p} \text{ (Single ended)}$ $(I \rightarrow \overline{I}, Q \rightarrow \overline{Q})$
LO1 Input VSWR	<b>Z</b> LO		1.2:1		-	
Power Save Rise Time	T <sub>PS(RISE)</sub>		2	5	μs	$V_{PS}(OFF) \rightarrow V_{PS}(ON)$
Power Save Fall Time	T <sub>PS(FALL)</sub>		2	5	μs	$V_{PS}(ON) \rightarrow V_{PS}(OFF)$



#### PIN EXPLANATION

PIN NO.	ASSIGN- MENT	SUPPLY VOL. (V)	PIN VOL.(V)	FUNCTION AND APPLICATION	EQUIPMENT CIRCUIT
1	LOin	-	0	LO input for phase shifter. This input impedance is 50 $\Omega$ matched internally.	① \$ 50 Ω W
2	LOin	_	2.4	Bypass of LO input. This pin is grounded through internal capacitor. Open in case of single ended.	
8	GND	0	_	Connect to the ground with minimum inductance. Track length should be kept as short as possible.	
4	I	Vcc/2	-	Input for I signal. This in put impedance is larger than 20 k $\Omega$ . Relations between amplitude and Vcc/2 bias of input signal are following.	4
5	T	Vcc/2	-	Input for I signal. This in put impedance is larger than 20 k $\Omega$ . Vcc/2 biased DC signal should be input.	<i>'''</i>
6	α	Vcc/2	-	Input for Q signal. This in put impedance is larger than 20 k $\Omega$ . Vcc/2 biased DC signal should be input.	
7	Q	Vcc/2	-	Input for Q signal. This in put impedance is larger than 20 k $\Omega$ . Relations between amplitude and Vcc/2 bias of input signal are following.	
12	MODout	-	1.5	Output from modulator. This is emitter follower output.	12

<sup>\*1:</sup> In case of that I/Q input signals are single ended.

Of course, I/Q signal inputs can be used either single endedly or differentially with proper terminations.



#### PIN EXPLANATION

PIN NO.	ASSIGN- MENT	SUPPLY VOL. (V)	PIN VOL.(V)	FUNCTION AND APPLICATION	EQUIPMENT CIRCUIT
13	GND	0	_	Connect to the ground with minimum inductance. Track length should be kept as short as possible.	
15	Power Save	VP/S	-	Power save control pin can be controlled ON/SLEEP state with bias as follows;  VP/S (v) STATE  1.8 to 5.5 ON  0 to 1.0 SLEEP	(15) ★
16	Vcc	2.7 to 5.5	-	Supply voltage pin for modulator. Internal regulator can be kept stable condition of supply bias against the variable temperature or Vcc.	

#### **EXPLANATION OF INTERNAL FUNCTION**


BLOCK	FUNCTION/OPERATION	BLOCK DIAGRAM
90° PHASE SHIFTER	Input signal from LO is send to digital circuit of T-type flip-flop through frequency doubler. Output signal from T-type F/F is changed to same frequency as LO input and that have quadrature phase shift, 0°, 90°, 180°, 270°. These circuits have function of self phase correction to make correctly quadrature signals.	from LO <sub>in</sub> ×2  +2 F/F
BUFFER AMP.	Buffer amplifiers for each phase signals to send to each mixers.	
MIXER	Each signals from buffer amp. are quadrature modulated with two double-balanced mixers.  High accurate phase and amplitude inputs are realized to good performance for image rejection.	
ADDER	Output signals from each mixers are added with adder and send to final amplifier.	to MOD <sub>out</sub>




#### TYPICAL CHARACTERISTICS (TA = +25 °C)

Unless otherwise specified  $Vcc = V_{PS} = 3 \text{ V}$ , I/Q DC offset = I/Q DC offset = 1.5 V, I/Q Input Signal = 500 mV<sub>P-P</sub> (single ended),  $P_{LOin} = -10 \text{ dBm}$ , (continuous wave)

#### SUPPLY VOLTAGE vs CIRCUIT CURRENT




Lo INPUT POWER vs OUTPUT POWER, LOCAL LEAK, IMAGE REJECTION, I/Q 3RD ORDER INTERMODULATION DISTORTION




7

I/Q INPUT SIGNAL vs OUTPUT POWER, LOCAL LEAK, IMAGE REJECTION, I/Q 3RD ORDER INTERMODULATION DISTORTION




P<sub>I/Qin</sub> - I/Q Input Signal - V<sub>p-p</sub>


LO INPUT FREQUENCY vs OUTPUT POWER, LOCAL LEAK, IMAGE REJECTION, I/Q 3RD, ORDER INTERMODULATION DISTORTION



I/Q INPUT SIGNAL vs PHASE ERROR, MAGNITUDE ERROR, VECTOR ERROR




Lo INPUT FREQUENCY vs VECTOR ERROR, MAGNITUDE ERROR, PHASE ERROR



fLO - Lo Input Frequency - MHz




## TYPICAL SINE WAVE MODULATION OUTPUT SPECTRUM




<PHS>384 kbps, RNYQ  $\,\alpha$  = 0.5, MOD Pattern<000>, all zero

### TYPICAL $\pi/4$ DQPSK MODULATION OUTPUT SPECTRUM <PHS>384 kbps, RNYQ $\alpha$ = 0.5, MOD Pattern (PN9)



\*\*\* Multi Marker List \*\*\*
No.1: 239.100 MHz -68.75 dB
No.2: 239.400 MHz -68.25 dB

No.3: 240.600 MHz -68.25 dB No.4: 240.900 MHz -69.00 dB TYPICAL  $\pi/4$  DQPSK MODULATION OUTPUT SPECTRUM <PDC>42 kbps, RNYQ  $\alpha$  = 0.5, MOD Pattern<PN9>




\*\*\* Multi Marker List \*\*\*


No.1: 239.9000 MHz -76.50 dB No.2: 239.9500 MHz -70.50 dB No.3: 240.0500 MHz -71.00 dB No.4: 240.1000 MHz -75.75 dB



#### **MODout OUTPUT IMPEDANCE**




#### LOin INPUT IMPEDANCE






#### **TEST CIRCUIT**






#### **TEST BOARD**





#### PACKAGE DIMENSIONS

#### **★** 16 PIN PLASTIC SHRINK SOP (225 mil) (UNIT: mm)



NOTE Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.



#### NOTE ON CORRECT USE

- (1) Observe precautions for handling because of electrostatic sensitive devices.
- (2) Form a ground pattern as widely as possible to minimize ground impedance (to prevent undesired oscillation).
- (3) Keep the track length of the ground pins as short as possible.
- (4) Connect a bypass capacitor (e.g. 1 000 pF) to the Vcc pin.
- (5) I, Q DC offset voltage should be same as the I, Q DC offset voltage (to prevent changing the local leak level with power save control.)

#### RECOMMENDED SOLDERING CONDITIONS

This product should be soldered in the following recommended conditions. Other soldering methods and conditions than the recommended conditions are to be consulted with our sales representatives.

#### $\mu$ PC8105GR

Soldering process	Soldering Conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 235 °C or below, Reflow time: 30 seconds or below (210 °C or higher), Number of reflow process: 3, Exposure limit': None	IR35-00-3
VPS	Peak package's surface temperature: 215 °C or below, Reflow time: 30 seconds or below (200 °C or higher), Number of reflow process: 3, Exposure limit: None	VP15-00-3
Wave soldering	Solder temperature: 260 °C or below Flow time: 10 seconds or below, Number of reflow process: 1, Exposure limit <sup>*</sup> : None	WS60-00-1
Partial heating method	Terminal temperature: 300 °C or below Flow time: 3 seconds/pin or below, Exposure limit: None	

\*: Exposure limit before soldering after dry-pack package is opened. Storage conditions: 25 °C and relative humidity at 65 % or less.

Note: Apply only a single process at once, except for "Partial heating method".

For details of recommended soldering conditions for surface mounting, refer to information document SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (C10535E).

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

[MEMO]

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
  consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
  this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
  - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
  - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8