## 64-BIT AC-PDP DRIVER

The $\mu$ PD16327 is a high breakdown voltage CMOS driver for flat display panels such as PDP, VFD and EL. It consists of 64-bit bidirectional shift registers (16 bits $\times 4$ circuits), a 64-bit latch, and a high breakdown voltage CMOS driver. The logic block operates on a 5 V power supply, designed to be connected directly to a microcomputer (CMOS level input). The driver block comprises $100 \mathrm{~V}, 40 \mathrm{~mA}$ max. high breakdown voltage output, and both the logic block and driver block consist of CMOS, allowing operation with low power consumption.

## FEATURES

- 4 circuits of 16 -bit bidirectional shift registers on chip
- Data control by transfer lock (external) and latch
- High-speed data transfer capability ( $f_{\max .}=20 \mathrm{MHz}$ min.: With cascading)
- Wide operating temperature range ( $\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ )
- High breakdown voltage ( $100 \mathrm{~V}, 40 \mathrm{~mA}$ max.)
- High breakdown voltage CMOS structure
- $\overline{P C}$ pin allows polarity of all driver outputs to be inverted.


## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD16327GF-3BA | 100-pin plastic QFP |

BLOCK DIAGRAM


Note High breakdown voltage CMOS driver $100 \mathrm{~V} \pm 40 \mathrm{~mA} \max$.

## PIN CONFIGURATION (Top View)



Notes 1. Be sure to use all pins VdD1, Vdd2, Vss1 and Vss2. Use Vss1 and Vss2 at the same potential.
2. Pin 40 is connected to the lead frame, and therefore be sure to leave it open.

Remark In order to prevent latch-up breakage, be sure to enter the power to Vod1, logic signal, and Vdd2, in that order, and turn off the power in the reverse order. Keep this order also during a transition period.

## PIN DESCRIPTION

| Pin Symbol | Pin Name | Pin Number | Description |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{PC}}$ | Polarity inverted input | 47 | $\overline{\mathrm{PC}}=\mathrm{L}$ : Polarity of all outputs inverted |
| BLK | Blanking input | 48 | $B L K=H: A l l ~ o u t p u t s ~=~ \% ~ o r ~ L ~$ |
| LE | Latch enable input | 34 | Latch is automatically executed by being driven high upon a clock rise. |
| $\mathrm{A}_{1}$ to $\mathrm{A}_{4}$ | RIGHT data input/output | 43-46 | When $R / \bar{L}=H$, <br> $A_{1}$ to $A_{4}$ : Input $B_{1}$ to $B_{4}$ : Output |
| $B_{1}$ to $B_{4}$ | LEFT data input/output | 38-35 | When $R / L^{-}=L$, <br> $A_{1}$ to $A_{4}$ : Output $B_{1}$ to $B_{4}$ : Input |
| $\overline{\text { CLK }}$ | Clock input | 33 | Shift is executed on a fall. |
| R/L | Shift control input | 41 | H: Right shift mode <br> $\mathrm{SR}_{1}: \mathrm{A}_{1} \rightarrow \mathrm{~S}_{1} \ldots \mathrm{~S}_{61} \rightarrow \mathrm{~B}_{1}$ <br> (SR2, SR ${ }_{3}, \mathrm{SR}_{4}$ also same direction) <br> L: Left shift mode <br> $\mathrm{SR}_{1}: \mathrm{B}_{1} \rightarrow \mathrm{~S}_{61} \cdots \mathrm{~S}_{1} \rightarrow \mathrm{~A}_{1}$ <br> (SR2, $\mathrm{SR}_{3}, \mathrm{SR}_{4}$ also same direction) |
| $\mathrm{O}_{1}$ to $\mathrm{O}_{64}$ | High breakdown voltage output | 54-75, 82-99, 5-28 | $100 \mathrm{~V}, 40 \mathrm{~mA}$ max. |
| VDD1 | Logic block power supply | 42 | $5 \mathrm{~V} \pm 10$ \% |
| VDD2 | Driver block power supply | 2, 30, 51, 79 | 30 to 150 V |
| Vss1 | Logic ground | 39 | Connected to system GND |
| Vss2 | Driver ground | 4, 32, 49, 77 | Connected to system GND |
| NC | Free pins | $\begin{aligned} & 1,3,5,29,31,40 \\ & 50,52,76,78,80 \\ & 81,100 \end{aligned}$ | Non-connection <br> Be sure to leave pin 40 open. |

## TRUTH TABLE 1 (SHIFT REGISTER BLOCK)

| Input |  | Output |  | Shift Register |
| :---: | :---: | :--- | :--- | :--- |
| R/L | $\overline{\text { CLK }}$ | A | B |  |
| H | $\downarrow$ | Input | OutputNote 1 | Execution of right shift |
|  | Output | Retained |  |  |
| H | H or L |  | Input | Execution of left shift |
|  | $\downarrow$ | OutputNote 2 | Retained |  |

Notes 1. On a clock fall, the data items of $S_{57}, S_{58}, S_{59}$ and $S_{60}$ are shifted to $S_{61}, S_{62}, S_{63}$ and $S_{64}$, and output from B61, B62, B63 and B64, respectively.
2. On a clock fall, the data items of $S_{5}, S_{6}, S_{7}$ and $S_{8}$ are shifted to $S_{1}, S_{2}, S_{3}$ and $S_{4}$, and output from $A_{1}$, $A_{2}, A_{3}$ and $A_{4}$, respectively.

TRUTH TABLE 2 (LATCH BLOCK)

| LE | $\overline{\text { CLK }}$ | Output state of latch block $\left(\overline{L_{n}}\right)$ |
| :---: | :---: | :--- |
| H | $\uparrow$ | Latches $\mathrm{S}_{\mathrm{n}}$ data and retains output data. |
|  | $\downarrow$ | Retains latch data. |
| L | $\times$ | Retains latch data. |

TRUTH TABLE 3 (DRIVER BLOCK)

| $\overline{L_{n}}$ | BLK | $\overline{\mathrm{PC}}$ | Driver output state |
| :---: | :---: | :---: | :--- |
| $\times$ | H | H | H (all driver outputs: H$)$ |
| $\times$ | H | L | L (all driver outputs: L$)$ |
| $\times$ | L | H | Outputs latch data $\left(\overline{L_{n}}\right)$. |
| $\times$ | L | L | Outputs latch data $\left(\overline{\mathrm{Ln}_{n}}\right)$ with polarity inverted. |

Remark $\mathrm{X}=\mathrm{H}$ or $\mathrm{L}, \mathrm{H}=$ high level, $\mathrm{L}=$ low level

TIMING CHART (RIGHT SHIFT)
( ) applies when $\mathrm{R} / \overline{\mathrm{L}}=\mathrm{L}$.


## ABSOLUTE MAXIMUM RATINGS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{Vss} 1=\mathrm{Vss} 2=0 \mathrm{~V}$ )

| Item | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Logic block supply voltage | $\mathrm{V}_{\mathrm{DD} 1}$ | -0.5 to +7.0 | V |
| Driver block supply voltage | $\mathrm{V}_{\mathrm{DD} 2}$ | -0.5 to +100 | V |
| Logic block input voltage | $\mathrm{V}_{\mathrm{I}}$ | -0.5 to $\mathrm{VDD1}+0.5$ | V |
| Driver block output current | $\mathrm{lo2}$ | 40 | mA |
| Input current | I | $\pm 25$ | mA |
| Package allowable power dissipation | $\mathrm{P}_{\mathrm{D}}$ | $1300^{\text {Note }}$ | mW |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to $+85^{\circ} \mathrm{C}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -65 to $+150^{\circ} \mathrm{C}$ | ${ }^{\circ} \mathrm{C}$ |

Note When $T_{A} \geq 25^{\circ} \mathrm{C}$, load should be alleviated at a rate of $-13.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
RECOMMENDED OPERATING RANGE ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vss} 1=\mathrm{Vss2}=0 \mathrm{~V}$ )

| Item | Symbol | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Logic block supply voltage | $\mathrm{V}_{\mathrm{DD} 1}$ | 4.5 | 5.0 | 5.5 | V |
| Driver block supply voltage | $\mathrm{V}_{\mathrm{DD} 2}$ | 30 |  | 90 | V |
| Input voltage high | $\mathrm{V}_{\mathrm{H}}$ | $0.7 \cdot \mathrm{~V}_{\mathrm{DD} 1}$ |  | $\mathrm{~V}_{\mathrm{DD} 1}$ | V |
| Input voltage low | $\mathrm{V}_{\mathrm{IL}}$ | 0 |  | $0.2 \cdot \mathrm{~V}_{\mathrm{DD} 1}$ | V |
| Driver output current | IOH 2 |  |  | -30 | mA |
|  | $\mathrm{IOLL}^{2}$ |  |  | +30 | mA |

ELECTRICAL SPECIFICATIONS ( $\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=90 \mathrm{~V}, \mathrm{Vss}_{1}=\mathrm{Vss} 2=0 \mathrm{~V}\right)$

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage high | Voh1 | Logic, $\mathrm{loh}^{\prime}=-1.0 \mathrm{~mA}$ | 0.9.VDD1 |  | VDD1 | V |
| Output voltage low | Vol1 | Logic, loli $=1.0 \mathrm{~mA}$ | 0 |  | $0.1 \cdot \mathrm{VDD1}$ | V |
| Output voltage high | Voh21 | $\mathrm{O}_{1}$ to $\mathrm{O}_{64}, \mathrm{Ioh2}_{2}=-10 \mathrm{~mA}$ | 83 |  |  | V |
|  | Voh22 | $\mathrm{O}_{1}$ to $\mathrm{O}_{64}, \mathrm{I}_{\text {о } 2}=-30 \mathrm{~mA}$ | 70 |  |  | V |
| Output voltage low | Vol21 | $\mathrm{O}_{1}$ to $\mathrm{O}_{64}$, lol2 $=10 \mathrm{~mA}$ |  |  | 5.0 | V |
|  | Vol22 | $\mathrm{O}_{1}$ to $\mathrm{O}_{64}$, lol2 $=30 \mathrm{~mA}$ |  |  | 15 | V |
| Input leakage current | IIL | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD1 }}$ or $\mathrm{V}_{\text {ss1 }}$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input voltage high | $\mathrm{V}_{\mathrm{H}}$ |  | $0.7 \cdot V_{\text {dD1 }}$ |  |  | V |
| Input voltage low | VIL |  |  |  | $0.2 \cdot V_{\text {dD } 1}$ | V |
| Static consumption current | IDD1 | Logic, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  | IdD1 | Logic, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  | IDD2 | Driver, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85{ }^{\circ} \mathrm{C}$ |  |  | 1000 | $\mu \mathrm{A}$ |
|  | IdD2 | Driver, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 100 | $\mu \mathrm{A}$ |

SWITCHING CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{VDD} 1^{\mathrm{C}}=5.0 \mathrm{~V}, \mathrm{VDD}_{2}=90 \mathrm{~V}\right.$, $\mathrm{Vss} 1=\mathrm{Vss}^{2}=0 \mathrm{~V}$, logic $C_{L}=15 \mathrm{pF}$, driver $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{tr}=\mathrm{tf}=6.0 \mathrm{~ns}$ )

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmission delay time | tpHL1 | $\overline{\mathrm{CLK}} \downarrow \rightarrow \mathrm{A} / \mathrm{B}$ |  |  | 40 | ns |
|  | tpLH1 |  |  |  | 40 | ns |
|  | tphL2 | $\overline{\mathrm{CLK}} \uparrow(\mathrm{LE}=\mathrm{H}) \rightarrow \mathrm{O}_{1}$ to $\mathrm{O}_{64}$ |  |  | 180 | ns |
|  | tplH2 |  |  |  | 180 | ns |
|  | tphL3 | $\mathrm{BLK} \rightarrow \mathrm{O}_{1}$ to $\mathrm{O}_{64}$ |  |  | 165 | ns |
|  | tpLH3 |  |  |  | 165 | ns |
|  | tpHL4 | $\overline{\mathrm{PC}} \rightarrow \mathrm{O}_{1}$ to $\mathrm{O}_{64}$ |  |  | 160 | ns |
|  | tplh4 |  |  |  | 160 | ns |
| Rise time | tтLH | $\mathrm{O}_{1}$ to $\mathrm{O}_{64}$ |  |  | 200 | ns |
| Fall time | tthl | $\mathrm{O}_{1}$ to $\mathrm{O}_{64}$ |  |  | 200 | ns |
| Maximum clock frequency | fmax . | $\begin{aligned} & \text { Data fetch, Duty }=50 \% \\ & T_{A}=-40 \text { to } 85^{\circ} \mathrm{C} \\ & V_{D D 1}=4.5 \text { to } 5.5 \mathrm{~V} \\ & \hline \end{aligned}$ | 25 |  |  | MHz |
|  |  | With cascading, Duty $=50 \%$ <br> $\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ <br> $V_{D D 1}=4.5$ to 5.5 V | 20 |  |  | MHz |
| Input capacitance | Cl |  |  |  | 15 | pF |

TIMING REQUIREMENTS ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, Vdd1 $=4.5$ to 5.5 V , Vss1 $=\mathrm{Vss} 2=0 \mathrm{~V}$, tr $=\mathbf{t f}=6.0 \mathrm{~ns}$ )

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock pulse width | PWCLK |  | 20 |  |  | ns |
| Latch enable pulse width | PWLe |  | 30 |  |  | ns |
| Blank pulse width | PWblk |  | 500 |  |  | ns |
| $\overline{\mathrm{PC}}$ pulse width | PW $\overline{P C}$ |  | 500 |  |  | ns |
| Data setup time | $\mathrm{t}_{\text {setup }}$ |  | 10 |  |  | ns |
| Data hold time | thold |  | 10 |  |  | ns |
| Latch enable time 1 | tLE1 |  | 20 |  |  | ns |
| Latch enable time 2 | tle2 |  | 10 |  |  | ns |
| Latch enable time 3 | tLe3 |  | 20 |  |  | ns |
| Latch enable time 4 | tLe 4 |  | 10 |  |  | ns |

SWITCHING CHARACTERISTIC WAVEFORM (R/ $\bar{L}=\mathrm{H}$ )
( ) applies when $R / \bar{L}=L$.



## PACKAGE DRAWINGS

## 100 PIN PLASTIC QFP (14×20)

## 100 PIN PLASTIC QFP (14×20)



NOTE
Each lead centerline is located within 0.15 mm ( 0.006 inch ) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | $23.6 \pm 0.4$ | $0.929 \pm 0.016$ |
| B | $20.0 \pm 0.2$ | $0.795_{-0.008}^{+0.009}$ |
| C | $14.0 \pm 0.2$ | $0.551_{-0.008}^{+0.009}$ |
| D | $17.6 \pm 0.4$ | $0.693 \pm 0.016$ |
| F | 0.8 | 0.031 |
| G | 0.6 | 0.024 |
| H | $0.30 \pm 0.10$ | $0.012_{-0.005}^{+0.004}$ |
| I | 0.15 | 0.006 |
| J | $0.65($ T.P. $)$ | $0.026($ T.P. $)$ |
| K | $1.8 \pm 0.2$ | $0.071_{-0.009}^{+0.008}$ |
| L | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| M | $0.15_{-0}^{+0.05}$ | $0.006_{-0.003}^{+0.004}$ |
| N | 0.10 | 0.004 |
| P | 2.7 | 0.106 |
| Q | $0.1 \pm 0.1$ | $0.004 \pm 0.004$ |
| R | $55^{\circ} \pm 5^{\circ}$ | $5^{\circ} \pm 5^{\circ}$ |
| S | 3.0 MAX. | 0.119 MAX. |
|  |  | P100GF-65-3BA-3 |

## PACKAGE DRAWINGS

## 100 PIN PLASTIC QFP (14×20)

## 100 PIN PLASTIC QFP $(14 \times 20)$



## NOTE

Each lead centerline is located within 0.15 mm ( 0.006 inch) of its true position (T.P.) at maximum material condition.
detail of lead end


| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | $23.2 \pm 0.2$ | $0.913_{-0.008}^{+0.009}$ |
| B | $20.0 \pm 0.2$ | $0.787_{-0.008}^{+0.009}$ |
| C | $14.0 \pm 0.2$ | $0.551_{-0.008}^{+0.009}$ |
| D | $17.2 \pm 0.2$ | $0.677 \pm 0.008$ |
| F | 0.8 | 0.031 |
| G | 0.6 | 0.024 |
| H | $0.30 \pm 0.10$ | $0.012_{-0.005}^{+0.004}$ |
| I | 0.15 | 0.006 |
| J | $0.65($ T.P. $)$ | $0.026($ T.P. $)$ |
| K | $1.6 \pm 0.2$ | $0.063 \pm 0.008$ |
| L | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| M | $0.15_{-0.0}^{+0.10}$ | $0.006_{-0.003}^{+0.004}$ |
| N | 0.10 | 0.004 |
| P | 2.7 | 0.106 |
| Q | $0.125 \pm 0.075$ | $0.005 \pm 0.003$ |
| R | $5^{\circ} \pm 5^{\circ}$ | $5^{\circ} \pm 5^{\circ}$ |
| S | 3.0 MAX. | 0.119 MAX. |
|  |  | S100GF-65-3BA-3 |

## RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended below.
For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

## SURFACE MOUNT TYPE

For details of recommended soldering conditions, refer to the information document "Semiconductor Device Mounting Technology Manual" (C10535E).
$\mu$ PD16327GF-3BA

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $230^{\circ} \mathrm{C}$, Duration: 30 sec. MAX. <br> (at $210^{\circ} \mathrm{C}$ or above), Number of times: Once, Time limit: None Note | IR30-00-1 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Duration: 40 sec. MAX. <br> (at $200^{\circ} \mathrm{C}$ or above), Number of times: Once, Time limit: None Note | VP15-00-1 |
| Pin partial heating | Pin partial temperature: $300^{\circ} \mathrm{C} \mathrm{MAX.}, \mathrm{Duration:} 10$ sec. MAX., <br> Time limit: None Note |  |

Note For the storage period after dry-pack decapsulation, storage conditions are max. $25^{\circ} \mathrm{C}, 65 \% \mathrm{RH}$.

Caution Use of more than one soldering method should be avoided (except in the case of pin partial heating).

## REFERENCES

NEC Semiconductor Device Reliability/Quality Control System (IEI-1212)
Quality Grades on NEC Semiconductor Devices (C11531E)

NEC $\mu$ PD16327
[MEMO]

NEC
[MEMO]

[^0]
[^0]:    No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
    NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
    While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
    NEC devices are classified into the following three quality grades:
    "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

    Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
    The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
    Anti-radioactive design is not implemented in this product.

