# 1/2, 1/3, 1/4 DUTY LCD CONTROLLER/DRIVER 

The $\mu$ PD16430A is an LCD controller/driver that enables the display of LCDs of $1 / 2$ duty, $1 / 3$ duty and $1 / 4$ duty cycle.

The LCD controller contained in the $\mu$ PD16430A employs serial data transfer and uses an automatic increment function for data addresses which eliminates the need to set addresses newly each time.

The LCD driver uses a medium voltage output ( 14 V max.), which enables higher contrast and a wider viewing angle even with a $1 / 3$ or $1 / 4$ duty cycle.

By using an on-chip drive bias circuit, it is possible to eliminate the need for external resistors.

## FEATURES

- LCD direct drive (medium voltage output: 14 V MAX.)
- Choice of 3 duty cycles
$1 / 2$ duty, $1 / 3$ duty, $1 / 4$ duty
- Display dot number:

1/2 duty: 120
1/3 duty: 160
1/4 duty: 240

- 2 types of drive bias
$1 / 2$ bias, $1 / 3$ bias
- Choice of 4 types of frame frequency
- Multi-chip configuration possible
- Control through 8-bit serial interface
- On-chip power-on reset circuit
- Low-power dissipation CMOS
- 3.5 to 6.0 V logic supply voltage


## ORDERING INFORMATION

| Part number | Package |
| :---: | :--- |
| $\mu$ PD16430AGF-3B9 | 80-pin plastic QFP $(14 \times 20)$ |

## PIN CONFIGURATION (Top View)



Remark Be sure to leave Pin 33 open since it is connected to the lead frame.

## PIN FUNCTIONS



| No. | Symbol | 1/O | Output Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 71 \\ & 72 \end{aligned}$ | $\begin{aligned} & \text { OSCIn } \\ & \text { OSCout } \end{aligned}$ | I/O | cMOS | These pins serve to connect the resistors of the system clock RC oscillator. <br> When several devices are used, connect as follows: |
| $\begin{aligned} & 34 \\ & 73 \end{aligned}$ | Vss | - | - | GND pin for device. |
| 74 | SYNC | I/O | Nch <br> Open drain | Synchronous signal I/O pin. <br> This pin is used to synchronize two or more $\mu$ PD16430A's. At this time, each chip must be wire-ORed and a pull-up resistor ( 5 k to $10 \mathrm{k} \Omega$ ) is required. <br> This pin must be pulled up even when only one $\mu$ PD16430A is used. |
| 75 | STB | Input | - | Strobe signal input pin for device's select signal and serial communications. <br> This pin serves to latch display RAM data outputs, set the command data receive mode and initialize serial communications. <br> Serial communication is enabled when this signal is a logic low. When this pin is a logic high, shift clocks that are input are ignored. <br> (1) Display RAM data output buffer latch function <br> The internal display RAM data output is latched to the output latch circuit at the rising edge of the STB signal when the BUSY pin outputs a logic high. <br> However, latch timing depends on the LATCH MD and LATCH flags. <br> The latch time is $504.5 / \mathrm{fosc}$. <br> When the BUSY signal is a logic low, latching can cause incorrect display. <br> (2) Command data receive mode setting <br> The command data receive mode is set by the rising edge of the STB signal when the BUSY pin outputs a logic high. <br> Once the command data receive mode is set, the initial byte (8 bits) is processed as a command. <br> The command data processing time is approximately 300 ns . <br> The BUSY signal does not change during this time. <br> (3) Serial communication is initialized by the rising edge or the falling edge of the STB signal when the BUSY pin outputs a logic low. <br> Once serial communication is initialized, the command data receive mode is started. <br> During command data decoding or display data RAM interrupt, the STB signal interrupts processing and initializes serial communications. At this time, all displays are turned off (LCDON flag is reset). |
| 76 | DATA | Input | - | This pin inputs serial data for serial communication at the rising edge of the shift clock. |
| 77 | CLK | Input | - | This pin inputs a shift clock for serial communication. The signal is output at the rising edge of the shift clock signal. |


| No. | Symbol | I/O | Output Type | Description |
| :---: | :---: | :---: | :---: | :--- |
| 78 | BUSY | Output | Nch <br> Open drain | This pin outputs the serial communication status and the internal data <br> processing status. <br> When this signal is a logic high, serial communication is executed. <br> When this signal is a logic low, it indicates that the display RAM data is <br> latched to the output buffer. <br> When the power-on reset circuit is operating, this pin holds a logic low until <br> a rising or falling signal is input to the STB pin. |
| 79 | LCDOFF | Input | - | This pin serves to turn off all the LCD displays. <br> When a logic low is input to this pin, all LCD displays are turned off. <br> Display RAM data is maintained. <br> Since displays are turned off only by the output driver, serial communica- <br> tions can be executed as usual. <br> To turn on displays, it is necessary to input a logic high to this pin and <br> reset the LCDON flag. |
| 80 | VDD | - | - | This pin is a power supply pin to the device. <br> A voltage of 3.5 to 6.0 V is supplied to this pin. <br> When the supply voltage rises from 0 V to 3 V, or when it reaches a value <br> under 3 V and then rises again, the power-on reset circuit starts operating <br> and the device is set to its initialized state. <br> When the device is in its initialized state, all displays are turned off <br> segment and common signals are fixed to VLCD). <br> Do not supply a voltage higher than VDD to the VLCD pin before the supply <br> voltage reaches 3.5 V as this will cause incorrect display. |

## BLOCK DIAGRAM



## Display RAM Addresses and Display Dots

Display RAM temporarily stores display data that has been sent serially.
Display RAM addresses are allocated in units of 8 bits (group address), and it is possible to store the display data of a group address transferred at one time.

The relations between group addresses and display dots for the three display modes are shown below.

## (1) $1 / 2$ duty


(2) $1 / 3$ duty

(3) $1 / 4$ duty


Remark During auto incrementing, incrementing past the last group address of each duty (for example group address 14 in the case of $1 / 2$ duty) brings the counter back to " 0 ."

## Commands

Commands serve to set the LCD driver's display mode and status.
The first byte ( 8 bits) after the falling edge input of the STB signal is processed as a command. The various types of commands are shown below.

## (1) Display Mode Setting Command



Values at power-on reset


## (2) Data Setting Command



Values at power-on reset


## (3) Status setting command



Values at power-on reset


Remark LATCH MD flag and LATCH flag
The relations between the LATCH MD flag and the LATCH flag are shown below.

| Mode | LATCH MD | LATCH | Operation |
| :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | Does not latch RAM data to output buffer. |
| 2 | 0 | 1 | Latches every time to output buffer at rising edge of STB signal. |
| 3 | 1 | 0 | Latches to output buffer at rising edge of STB signal immediately after data input. |
| 4 | 1 | 1 | Latches every time to output buffer at rising edge of STB signal. |

In modes 2 and 4, since latching to the output buffer is executed at the rising edge of the STB signal when only a command has been issued from the STB pin, busy status comes at each rising edge of the STB signal.
(4) Address setting command


Values at power-on reset


<1> Start serial communications by setting STB signal to logic low
<2> Internal processing time = 300 ns
<3> Transmit mode setting command if initialized (duty cycle and others)
$<4>$ Internal processing time $=300 \mathrm{~ns}$
<5> Wait for command data input after input of STB signal
<6> Input data write method or address setting command
<7> Transmit (receive) RAM data specified by set address
<8> Transmit (receive) RAM data specified by set address
<9> Input data write method or address setting command
<10> Execute RAM data latch or display enable by rising STB pin.
$<11>$ Output logic low from BUSY pin during data latching. The time is $504.5 /$ fosc.

<1> Apply supply voltage Vdo.
<2> When VDD becomes higher than power-on reset voltage, device starts operating.
<3> Device stabilization time (less than 10 ms for internal oscillator)
During this time, do not execute STB pin input.
<4> After oscillation stabilization time is over, an STB signal input is waited for.
$<5>$ When a logic high or logic low STB signal is input, a logic high is output from the BUSY pin, and a command input is waited for.
<6> A command input is waited for.
$<7>$ When VDD becomes again a value lower than the power-on reset voltage, device operation stops.
<8> When Vdo becomes again a value higher than the power-on reset voltage, device operation starts.
<9> Oscillation stabilization time (less than 10 ms for internal oscillator)
$<10>$ After oscillation stabilization time is over, an STB signal input is waited for.
$<11>$ When a logic high or logic low STB signal is input, a logic high is output from the BUSY pin, and a command input is waited for
$<12>$ A command input is waited for.

## Application

Data transmission examples according to address increment mode


## Command 1



## Command 2



## Command 3



Data 1 to n
Display data

| (When Von is applied, data address is initialized to 000000B |
| :--- |
| Because the address increment mode is selected, the address is |
| incremented every time 8 bits of data are input, and the next |
| data input is waited for.) |

Absolute Maximum Ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, GND $=0 \mathrm{~V}$ )

| Parameter | Symbol | Condition | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Logic supply voltage | VDD |  | -0.3 to +7.0 | V |
| Logic input voltage | $V_{11}$ |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Logic output voltage | Vo1 |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Driver supply voltage | VLcd |  | -0.3 to +16 | V |
| Driver input voltage | VLCO - VLC2 |  | -0.3 to VLCD +0.3 | V |
| Driver output voltage | Vo2 |  | -0.3 to VLCD +0.3 | V |
| Operating temperature range | Topt |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | Tstg |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Permissible package power dissipation | $\mathrm{Pd}_{\text {d }}$ |  | 1000 | mW |

## Recommended Operating Conditions ( $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{GND}=0 \mathrm{~V}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic supply voltage | VDD |  | 3.5 |  | 6.0 | V |
| Driver supply voltage | VLCD |  | $V_{D D}$ |  | 14 | V |
| Driver input voltage | VLCO $-\mathrm{VLCL}^{2}$ |  | 0 |  | VLCD | V |

Electrical Characteristics ( $\mathrm{T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V} \mathrm{LCD}=9$ to 12 V )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H}}$ |  | 0.7.VDD |  | VDD | V |
| Input voltage, low | VIL |  | 0 |  | 0.3•VDD | V |
| Output voltage, high | Vон | OSCout, SYNC, BUSY $\text { Іон }=-1 \mathrm{~mA}$ | $0.9 \cdot V_{\text {DD }}$ |  |  | V |
| Output voltage, low | VoL | OSCout, SYNC, BUSY $\mathrm{loL}=1 \mathrm{~mA}$ |  |  | $0.1 \cdot V_{\text {D }}$ | V |
| Input leak current, high | І 1 + | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Input leak current, low | 11. | $\mathrm{VIN}=0 \mathrm{~V}$ | -10 |  |  | $\mu \mathrm{A}$ |
| Output leak current, high | ІІон | SYNC, BUSY $V_{O}=V_{D D}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Output leak current, low | ILoL | SYNC, BUSY $V_{o}=0 \mathrm{~V}$ | -10 |  |  | $\mu \mathrm{A}$ |
| Common output ON resistance | Rcom | $\begin{aligned} & \text { COMO }-\mathrm{COM} 3, \mathrm{~V} \text { LCD }=9 \mathrm{~V} \\ & \mathrm{llol}=100 \mu \mathrm{~A} \end{aligned}$ |  | 1.2 | 2.4 | k $\Omega$ |
| Segment output ON resistance | Rseg | $\begin{aligned} & \text { LCDO }- \text { LCD59, VLCD }=9 \mathrm{~V} \\ & \mathrm{Ilol}=100 \mu \mathrm{~A} \end{aligned}$ |  | 2.0 | 4.0 | k $\Omega$ |
| Logic current dissipation | IDD | fosc $=140 \mathrm{kHz}$ |  | 100 | 500 | $\mu \mathrm{A}$ |
| Driver current dissipation | ILCD | VLCD $=12 \mathrm{~V}$, without load |  | 500 | 1000 | $\mu \mathrm{A}$ |

Switching Characteristics ( $\mathrm{T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{V}_{\mathrm{LCD}}=9$ to $12 \mathrm{~V}, \mathrm{RL}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Oscillation frequency | fsoc | $\mathrm{R}=100 \mathrm{k} \Omega$ | 98 | 140 | 182 | kHz |
| BUSY delay time | tDBSY | $\mathrm{STB} \uparrow \rightarrow \mathrm{BUSY} \downarrow$ |  |  | 1.5 | $\mu \mathrm{~s}$ |
| SYNC delay time | tosync |  |  |  | 1.5 | $\mu \mathrm{~s}$ |

Timing Requirements ( $\mathrm{Ta}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{V}_{\mathrm{LCD}}=9$ to $12 \mathrm{~V}, \mathrm{RL}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock frequency | fc | OSCIN external clock | 50 |  | 150 | kHz |
| High-level clock pulse width | twhc | OSCin external clock | 3 |  | 16 | $\mu \mathrm{s}$ |
| Low-level clock pulse width | twLC | OSCin external clock | 3 |  | 16 | $\mu \mathrm{s}$ |
| Shift clock cycle | tcyk | CLK | 900 |  |  | ns |
| High-level shift clock pulse width | twhk | CLK | 400 |  |  | ns |
| Low-level shift clock pulse width | twLk | CLK | 400 |  |  | ns |
| Data setup time | tos |  | 100 |  |  | ns |
| Data hold time | toh |  | 200 |  |  | ns |
| STB removal time | trstbk | STB $\downarrow \rightarrow$ CLK $\uparrow$ | 300 |  |  | ns |
| STB hold time | thкsтв | From the 8th CLK pulse | 1 |  |  | $\mu \mathrm{s}$ |
| High-level STB pulse width | twhstb |  | 1 |  |  | $\mu \mathrm{S}$ |
| Low-level STB pulse width | twLstb |  | 8.2 |  |  | $\mu \mathrm{s}$ |
| SYNC removal time | tsrem |  | 250 |  |  | ns |

## Output Load Circuit



## Switching Characteristic Waveform

Measurement points: Input: $0.7 \mathrm{VDD}, 0.3 \mathrm{VDD}$
Output: 0.8 Vdd, 0.2 Vdd


Internal reset



## Application Circuit Example



Remark Use low- $\mathrm{V}_{\mathrm{F}}$ diodes such as Schottky-barrier diodes, and make sure that VDD, VLCD, $\mathrm{V}_{1}$, etc. do not exceed absolute maximum ratings of the diodes.

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

1. $\mu$ PD16430A External Bias Resistor Setting Method


$$
V R=\frac{\begin{array}{c}
1 / 2 \mathrm{bias} \\
2\left(\mathrm{~V}_{\mathrm{LCD}}-V_{L C}\right)
\end{array}}{V_{L C}}
$$


$V R=\frac{\begin{array}{c}1 / 3 \mathrm{bias} \\ 3\left(\mathrm{~V}_{\mathrm{LCD}}-\mathrm{V}_{\mathrm{LC}}\right)\end{array}}{\mathrm{V}_{\mathrm{LC}}}$

VLC is the peak value of the optimum drive voltage for LCD. (it varies depending on the LCD.)
$R$ is a resistance of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$. Select the resistance value according to the load.
A larger value for $R$ reduces the power dissipation, but causes drive waveform distortions.
Select a largish value for a variable resistor so as to satisfy the equation above.

## 2. When using internal bias

A heavy LCD load may cause distortions in the common waveform. In this case, insert a capacitor for VLCo, VLC1 and Vlcz.


## Characteristic Curves



## Recommended Soldering Conditions

When soldering on this product, please observe the recommended conditions indicated in the table below. If planning to solder under different conditions, please consult an NEC sales representative.
$\mu$ PD16430AGF-3B9

| Soldering method | Soldering conditions | Symbol |
| :--- | :--- | :---: |
| Infrared ray reflow | Peak package temperature: $235{ }^{\circ} \mathrm{C}$, time: 30 seconds max. $\left(210^{\circ} \mathrm{C}\right.$ min. $)$, <br> number of reflow processes: 2 , exposure limit: none Note | IR35-00-2 |
| VPS | Peak package temperature: $215^{\circ} \mathrm{C}$, time: 40 seconds max. $\left(200^{\circ} \mathrm{C}\right.$ min. $)$, <br> number of reflow processes: 2 , exposure limit: none Note | $\mathrm{VP} 15-00-2$ |
| Wave soldering | Solder temperature: $260^{\circ} \mathrm{C}$ max., time: 10 seconds max. <br> number of reflow processes: 1, exposure limit: none Note | $\mathrm{WS} 60-00-1$ |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., time: 10 seconds max., exposure limit: none Note | O |

Note Exposure limit before soldering after dry-package is opened.
Storage conditions: $25^{\circ} \mathrm{C}$, relative humidity of $65 \%$ or less.

Caution Do not apply two or more soldering methods (except partial heating) in combination.

## 80 PIN PLASTIC QFP ( $\mathbf{1 4 \times 2 0 )}$



## NOTE

Each lead centerline is located within 0.15 mm ( 0.006 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | $23.2 \pm 0.2$ | $0.913_{-0.008}^{+0.009}$ |
| B | $20.0 \pm 0.2$ | $0.787_{-0.008}^{+0.009}$ |
| C | $14.0 \pm 0.2$ | $0.551_{-0.008}^{+0.009}$ |
| D | $17.2 \pm 0.2$ | $0.677 \pm 0.008$ |
| F | 1.0 | 0.039 |
| G | 1.8 | 0.031 |
| H | $0.35 \pm 0.10$ | $0.014_{-0.005}^{+0.004}$ |
| I | 0.15 | 0.006 |
| J | $0.8($ T.P. $)$ | 0.031 (T.P.) |
| K | $1.6 \pm 0.2$ | $0.063 \pm 0.008$ |
| L | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| M | $0.15_{-0.0}^{+0.10}$ | $0.006_{-0.003}^{+0.004}$ |
| N | 0.10 | 0.004 |
| P | 2.7 | 0.106 |
| Q | $0.125 \pm 0.075$ | $0.005 \pm 0.003$ |
| R | $5^{\circ} \pm 5^{\circ}$ | $5^{\circ} \pm 5^{\circ}$ |
| S | 3.0 MAX. | 0.119 MAX. |
|  |  | S80GF-80-3B9-3 |

[MEMO]

## [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

