

MOS INTEGRATED CIRCUIT μ PD16640T

SOURCE DRIVER FOR 300/309-OUTPUT TFT-LCD (64 GRAY SCALE)

DESCRIPTION

The μ PD16640T is a source driver for TFT-LCD 64 gray scale displays. Its logic circuit operates at 3.3 V and the driver circuit operates at 3.3 or 5.0 V (selectable). The input data is digital at 6 bits × 3dots, and 2600,000 colors can be displayed in 64-value outputs γ -corrected by the internal D/A converter and 11 external power supplies.

The clock frequency is 55 MHz_{MIN}. By switching over the number of outputs between 300 and 309, the μ PD16640T can be used in TFT-LCD panels conforming to the SVGA/XGA standards.

FEATURES

- Precharge-less output buffer
- 64-value output by 11 external power supplies and internal D/A converter.
- Level of γ-corrected power supply can be inverted.
- Output voltage range: 2.8 VP-PMAX. (at supply voltage VDD2 of driver circuit = 3.0 V)
 - 4.3 VP-PMAX. (at supply voltage VDD2 of driver circuit = 4.5 V)
- CMOS level input
- 6 bit (gray scale data) × 3 dot input
- High-speed data transfer: fmax. = 55 MHzMIN. (internal data transfer rate at supply voltage VDD1 of logic circuit = 3.0 V)
- Number of outputs selectable (Osel = H: 300 outputs, Osel = L: 309 outputs)
- Supply voltage of driver circuit selectable (Vsel = H: 300 outputs, Osel = L: 309 outputs)

(Vsel = H: 3.3 V, Vsel = L: 5.0 V)

Slim TCP

ORDERING INFORMATION

Part No.	Package
μ PD16640TN- \times ×	TCP (TAB package)

Because the TCP's external shape is customized, please consult an NEC salesperson for further details in this regard.

1. BLOCK DIAGRAM





2. PIN CONFIGURATION (standard TCP: µPD16640TN-×××)

 O_{sel} and V_{sel} pins are internally pulled up.

Therefore, the number of input pins can be reduced by opening or short-circuiting these pins to Vss₂ by means of TCP wiring.

3. PIN DESCRIPTION

Pin Symbol	Pin Name	Description
S1 to S309/300	Driver output	Output 64 gray scale analog voltages converted from digital signals. $O_{sel} = H: 300 \text{ outputs } (S_1 \rightarrow S_{150/151}, S_{160/151} \rightarrow S_{309/300})$ $O_{sel} = L: 309 \text{ outputs } (S_1 \text{ to } S_{309/300})$ Output pins S ₁₅₁ through S ₁₅₉ are invalid in 300-output mode.
Doo to Dos	Display data input	Input 18-bit-wide display gray scale data (6 bits) \times 3 dots (RGB).
D10 to D15		Dx0: LSB, Dx5: MSB
D20 to D25		
R/Ĺ	Shift direction select input	This pin inputs/outputs start pulses when two or more μ PD16640Ts are connected in cascade. Shift direction of shift register is as follows: $R/L = H$: STHR input, S ₁ \rightarrow S _{309/300} , STHL output $R/L = L$: STHL input, S _{309/300} \rightarrow S ₁ , STHR output
STHR	Right shift start pulse I/O	R/L = H: Inputs start pulse. R/L = L: Outputs start pulse.
STHL	Left shift start pulse I/O	R/L = H: Outputs start pulse. R/L = L: Inputs start pulse.
Osel	Selection of Number of outputs	Selects number of outputs, This pins is internaly pulled up. $O_{sel} = H$: 300 outputs $O_{sel} = L$: 309 outputs
Vsel	Driver voltage selection	Selects driver voltage. This pin is internally pulled up. $V_{sel} = H : V_{DD2} = 3.3 V$ $V_{sel} = L : V_{DD2} = 5.0 V$
CLK	Shift clock input	 Inputs shift clock to shift register. Display data is loaded to data register at rising edge of this pin. When O_{sel} = H, start pulse output goes high at rising edge of 100th clock after start pulse has been input, and serves as start pulse to driver in next stage. 100th clock of driver in first stage serves as start pulse of driver in next stage. When O_{sel} = L, start pulse output goes high at rising edge of 103rd clock after start pulse has been input, and serves as start pulse of driver in next stage. When O_{sel} = L, start pulse output goes high at rising edge of 103rd clock after start pulse has been input, and serves as start pulse of driver in next stage. 103rd clock of driver in first stage serves as start pulse of driver in next stage. Contents of data register are latched at rising edge, transferred to D/A converter, and output as analog corresponding to display data.

Pin Symbol	Pin Name	Description
STB	Latch input	Contents of internal shift register are cleared after STB has been input. One pulse of this signal is input when μ PD16640T is started, and then device operates normally. For STB input timing, refer to Relations between STB, Start Pulse, and Blanking Period in Switching Characteristic Waveform.
Vo to V10	γ -corrected power supply	Inputs γ -corrected power from external source. $V_{SS2} \le V_{10} \le V_9 \le V_8 \le V_7 \le V_6 \le V_5 \le V_4 \le V_3 \le V_2 \le V_1 \le V_0 \le V_{DD2}$ or $V_{SS2} \le V_0 \le V_1 \le V_2 \le V_3 \le V_4 \le V_5 \le V_6 \le V_7 \le V_8 \le V_9 \le V_{10} \le V_{DD2}$ Maintain gray scale power supply during gray scale voltage output.
Vdd1	Logic circuit power supply	3.3 V ±0.3 V
V _{DD2}	Driver circuit power supply	V _{sel} = V _{DD2} or OPEN: V _{DD2} = 3.3 V ±0.3 V V _{sel} = L : V _{DD2} = 5.0 V ±0.5 V
Vss1	Logic ground	Ground
Vss2	Driver ground	Ground

Caution Be sure to turn on power in the order V_{DD1}, logic input, V_{DD2} and gray scale power (V₀ to V₁₀), and turn off power in the reverse order, to prevent the μPD16640T from being damaged by latchup. Be sure to observe this power sequence even during a transition period.

4. RELATION BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The 11 major points on the γ -characteristic curve of the LCD panel are arbitrarily set by external power supplies V₀ through V₁₀. If the display data is 00_H or 3F_H, gray scale voltage V₀ or V₁₀ is output. If the display data is in the range 01_H to 3E_H, the higher 3 bits select an external power pair V_{n+1}, V_n. The lower 3 bits evenly divide the range of V_{n+1} to V_n into eight segments by means of D/A conversion (however, the ranges from V₉ to V₈ and from V₂ to V₁ are divided into seven segments) to output a 64 gray scale voltage.



Relation between Input Data Output Voltage

Input Data	Dx5	Dx4	D _{X3}	Dx2	Dx1	Dx0	Output Voltage
00н	0	0	0	0	0	0	Vo
01H	0	0	0	0	0	1	$V_2 + (V_1 - V_2) \times 6/7$
02н 03н	0	0	0	0	1	1	$V_2 + (V_1 - V_2) \times 3/7$ $V_2 + (V_1 - V_2) \times 4/7$
04н	0	0	0	1	0	0	$V_2 + (V_1 - V_2) \times 3/7$
05H	0	0	0	1	0	1	$V_2 + (V_1 - V_2) \times 2/7$
06н 07⊔	0	0	0	1	1	0	$V_2 + (V_1 - V_2) \times 1/7$
078	0	0	1	0	0	0	$\sqrt{2}$ $\sqrt{2} + (\sqrt{2} - \sqrt{2}) \times 7/8$
09н	0	Ő	1	Ő	Ő	1	$V_3 + (V_2 - V_3) \times 6/8$
0Ан	0	0	1	0	1	0	$V_3 + (V_2 - V_3) \times 5/8$
0Bн	0	0	1	0	1	1	$V_3 + (V_2 - V_3) \times 4/8$
	0	0	1	1	0	0	$V_3 + (V_2 - V_3) \times 3/8$ $V_3 + (V_2 - V_3) \times 2/8$
ОЕн	0	0	1	1	1	0	$V_3 + (V_2 - V_3) \times \frac{1}{8}$
0Fн	0	0	1	1	1	1	V ₃
10н	0	1	0	0	0	0	$V_4 + (V_3 - V_4) \times 7/8$
11 _H	0	1	0	0	0	1	$V_4 + (V_3 - V_4) \times 6/8$
12н 13⊔	0	1	0	0	1	1	$V_4 + (V_3 - V_4) \times 5/8$ $V_4 + (V_2 - V_4) \times 4/8$
13н 14н	0	1	0	1	Ó	0	$V_4 + (V_3 - V_4) \times \frac{3}{8}$ $V_4 + (V_3 - V_4) \times \frac{3}{8}$
15н	0	1	0	1	0	1	$V_4 + (V_3 - V_4) \times 2/8$
16н	0	1	0	1	1	0	$V_4 + (V_3 - V_4) \times 1/8$
17н	0	1	0	1	1	1	V4
18H	0	1	1	0	0	0	$V_5 + (V_4 - V_5) \times 7/8$ $V_{15} + (V_{14} - V_{15}) \times 6/8$
19н 1Ан	0	1	1	0	1	0	$V_5 + (V_4 - V_5) \times 5/8$ $V_5 + (V_4 - V_5) \times 5/8$
1Bн	Ő	1	1	0	1	1	$V_5 + (V_4 - V_5) \times 4/8$
1Cн	0	1	1	1	0	0	$V_5 + (V_4 - V_5) \times 3/8$
1DH	0	1	1	1	0	1	$V_5 + (V_4 - V_5) \times 2/8$
1Ен 1Ен	0	1	1	1	1	1	$V_5 + (V_4 - V_5) \times 1/8$ V ₅
20н	1	0	0	0	0	0	$V_6 + (V_5 - V_6) \times 7/8$
21н	1	0	0	0	0	1	$V_6 + (V_5 - V_6) \times 6/8$
22H	1	0	0	0	1	0	$V_{6} + (V_{5} - V_{6}) \times 5/8$
23H 24u	1	0	0	0	1	1	$V_6 + (V_5 - V_6) \times 4/8$ $V_6 + (V_6 - V_6) \times 3/8$
25н	1	0	0	1	0	1	$V_6 + (V_5 - V_6) \times 2/8$
26н	1	0	0	1	1	0	$V_6 + (V_5 - V_6) \times 1/8$
27н	1	0	0	1	1	1	V6
28H	1	0	1	0	0	0	$V_7 + (V_6 - V_7) \times 7/8$
29H 2Au	1	0	1	0	0	1	$V_7 + (V_6 - V_7) \times 6/8$ $V_7 + (V_6 - V_7) \times 5/8$
2BH	1	0	1	0	1	1	$V_7 + (V_6 - V_7) \times 3/8$ $V_7 + (V_6 - V_7) \times 4/8$
2Сн	1	0	1	1	0	0	$V_7 + (V_6 - V_7) \times 3/8$
2Dн	1	0	1	1	0	1	$V_7 + (V_6 - V_7) \times 2/8$
2Ен 2Еч	1	0	1	1	1	0	$V_7 + (V_6 - V_7) \times 1/8$
30H	1	1	0	0	0	0	$V_8 + (V_7 - V_8) \times 7/8$
31н	1	1	Ő	Ő	Ő	1	$V_8 + (V_7 - V_8) \times 6/8$
32н	1	1	0	0	1	0	V_8 + ($V_7 - V_8$) \times 5/8
33H	1	1	0	0	1	1	$V_8 + (V_7 - V_8) \times 4/8$
34H 35⊔	1	1	0	1	0	1	$ \sqrt{8} + (\sqrt{7} - \sqrt{8}) \times 3/8 $ $ \sqrt{8} + (\sqrt{7} - \sqrt{6}) \times 2/8 $
36н	1	1	0	1	1	0	$V_8 + (V_7 - V_8) \times 1/8$
37н	1	1	0	1	1	1	V8
38н	1	1	1	0	0	0	$V_9 + (V_8 - V_9) \times 6/7$
39н 2 Ан	1	1	1 1	0	0 1	1	$V_9 + (V_8 - V_9) \times 5/7$
3Вн		1	י 1	0	1	1	$V_9 + (V_8 - V_9) \times 4/7$ $V_9 + (V_8 - V_9) \times 3/7$
ЗСн	1	1	1	1	0	0	$V_9 + (V_8 - V_9) \times 2/7$
ЗDн	1	1	1	1	0	1	$V_9 + (V_8 - V_9) \times 1/7$
3EH	1	1	1	1	1	0	V9 V
ЗЕн	1	1	1	1	1	1	V 10

γ-Corrected Power Circuit

The reference power supply of the D/A converter consists of a ladder circuit with a total of 64 resistors, and resistance Σ r_i between γ -corrected power pins differs depending on each pair of γ -corrected power pins. One pair of γ -corrected power pins consists of seven or eight series resistors, and resistance Σ r_i in the figure below is indicated as the sum of the seven or eight resistors. The resistance ratio between the γ -corrected power pins (Σ r_i ratio) is designed to be a value relatively close to the ratio of the γ -corrected voltages V₁ through V₉ (gray scale voltages in 8 steps) used in an actual LCD panel. Under ideal conditions where there is no difference between the two, therefore, there is no voltage difference between the voltage of the γ -corrected power supplies and the gray scale voltages in 8 steps of the resistor ladder circuits of the μ PD16640T, and no current flows into the γ -corrected power pins V₁ through V₉. As a result, a voltage follower circuit is not necessary.



Relation between Input Data and Output Data

Data format : 1 pixel data (6 bits) \times RGB (3 dots) Input width : 18 bits

R/L = H (right shift)

Output	S1/1	S2/2	S 3/3	S3/3		S309/300
Data	Doo to Dos	D10 to D15	D20 to D25		D10 to D15	D ₂₀ to D ₂₅

R/L = L (left shift)

Output	S1/1	S2/2	S _{3/3}	 S308/299	S309/300
Data	Doo to Dos	D10 to D15	D20 to D25	 D10 to D15	D20 to D25

5. OPERATION OF OUTPUT BUFFER

The output buffer consists of a operational amplifier circuit that does not perform precharge operation. Therefore, driver output current IvoH1/2 is the charging current to the LCD, and IvoL1/2 is the discharging current.

<LCD panel driving waveform of µPD16640T>



6. ELECTRIC SPECIFICATION

Absolute Maximum Ratings (Vss1 = Vss2 = 0 V)

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{DD1}	–0.3 V to +4.5	V
Supply voltage	Vdd2	-0.3 to +6.0	V
Input voltage	Vı	-0.3 to VDD1, 2 + 0.3	V
Output voltage	Vo	-0.3 to VDD1, 2 + 0.3	V
Permissible dissipation	PD	150	mW
Operating temperature range	TA	-10 to +75	°C
Storage temperature range	Tstg.	-55 to +125	°C

Recommended Operating Range ($T_A = -10$ to $+75^{\circ}C$, $V_{SS1} = V_{SS2} = 0$ V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Logic supply voltage	Vdd1		3.0	3.3	3.6	V
Driver supply voltage	Vdd2	V _{sel} = H	3.0	3.3	3.6	V
Driver supply voltage	Vdd2	$V_{sel} = L$	4.5	5.0	5.5	V
γ -corrected power supply	Vo to V10		Vss2 + 0.1		Vdd2 - 0.1	V
Maximum clock frequency	f _{max.}		55			MHz
Output load capacitance	C∟				150	pF

Electrical Characteristics (T_A = -10 to $+75^{\circ}$ C, V_{DD1} = 3.0 to 3.6 V, V_{DD2} = 3.0 to 3.6 V or 4.5 to 5.5 V, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
High-level input voltage	Vін	R/L, CLK, STB, STHR	(STHL)	0.7Vdd1		V _{DD1}	V
Low-level input voltage	VIL	D00-05, D10-15, D20-25		0		0.3Vdd1	V
Input leakage current	IL.	D00-05, D10-15, D20-25 R/L, STB, STHR (STH	D ₀₀₋₀₅ , D ₁₀₋₁₅ , D ₂₀₋₂₅ R/L, STB, STHR (STHL), CLK			±1.0	μΑ
Pull-up resistor	Rpu	$V_{DD1} = 3.3 V, O_{sel}, V_{sel}$		40	100	250	kΩ
High-level output voltage	Vон	STHR (STHL), lo = -1	STHR (STHL), Io = -1.0 mA				V
Low-level output voltage	Vol	STHR (STHL), Io = +1.0 mA				0.5	V
Static current dissipation of γ -corrected power	IVn	$ \begin{array}{ll} IV_n & V_{DD1} = 3.3 \ V, \\ V_{DD2} = 3.3 \ V \ or \ 5.0 \ V \\ V_n - V_{n+1} = 0.5 \ V \end{array} $	Vo-V1	100	200	400	μA
			V1-V2	54	109	218	μA
			V2-V3	39	79	158	μA
			V3-V4	68	137	274	μA
			V4-V5	109	219	438	μA
			V5-V6	116	232	464	μA
			V6-V7	144	288	576	μA
			V7-V8	116	232	464	μA
			V8-V9	72	145	290	μA
			V9-V10	92	185	370	μA

Electrical Characteristics (T_A = -10 to $+75^{\circ}$ C, V_{DD1} = 3.0 to 3.6 V, V_{DD2} = 3.0 to 3.6 V or 4.5 to 5.5 V,

Vss1 = Vss2 = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Driver output current (vDD2 = 3.3 V)	Ivoh1	$V_{OUT} = 2.7 \text{ V}, \text{ Vx} = 3.2 \text{ V}^{\text{Note 1}}$ $V_{DD1} = V_{DD2} = 3.3 \text{ V}$		-0.04	-0.02	mA
	IVOL1	$V_{OUT} = 0.6 \text{ V}, \text{ Vx} = 0.1 \text{ V}^{\text{Note 1}}$ $V_{DD1} = V_{DD2} = 3.3 \text{ V}$	0.03	0.06		mA
Driver output current (V _{DD2} = 5.0 V)	Іvон2	$V_{OUT} = 4.4 \text{ V}, \text{ Vx} = 4.9 \text{ V}^{\text{Note 1}}$ $V_{DD1} = 3.3 \text{ V}, \text{ V}_{DD2} = 5.0 \text{ V}$		-0.07	-0.03	mA
	IVOL2	$ \begin{array}{l} \mbox{Vout} = 0.6 \mbox{ V}, \mbox{ Vx} = 0.1 \mbox{ V}^{\mbox{Note 1}} \\ \mbox{V}_{\mbox{DD1}} = 3.3 \mbox{ V}, \mbox{ V}_{\mbox{DD2}} = 5.0 \mbox{ V} \end{array} $	0.04	0.08		mA
Output voltage deviation	ΔVο	VDD1 = 3.3 V VDD2 = 3.3 V or 5.0 V VOUT = 0.5 V, 0.5 VDD2 VDD2 - 0.5 V		±6.0	±20	mV
Output voltage range	Vo	Input data: 00н to 3Fн	Vss2 + 0.1		Vdd2 - 0.1	V
Dynamic logic current dissipation	Idd1	No load ^{Note 2}		0.2	1.0	mA
Dynamic driver current dissipation	IDD21	No load, $V_{DD2} = 3.3 V^{Note 2}$		4.5	10	mA
Dynamic driver current dissipation	IDD22	No load, VDD2 = 5.0 $V^{Note 2}$		4.6	10	mA

Notes 1. Vx is output voltage of analog output pin S_1 to $S_{309/300}$.

Vout is the voltage applied to analog output pin S_1 to $S_{\rm 309/300}.$

2. The STB cycle is specified at 31μ s and fcLK = 16 MHz. Input data: 0101 ... (checkerboard pattern)

Parameter	Symbol	Con	dition	MIN.	TYP.	MAX.	Unit
Start pulse delay time	tPLH1	C∟ = 15 pF			7.0	12	ns
Start pulse delay time	tPHL1	C∟ = 15 pF			7.0	12	ns
Driver output delay time 1	tPLH21	Vdd2 = 3.3 V	Vo: 0.1 V		3.6		μs
Driver output delay time 2	tPLH31	4 kΩ +	ightarrow 3.2 V		5.1	10	μs
Driver output delay time 1	tPHL21	24 pr × 2	Vo: 3.2 V		3.1		μs
Driver output delay time 2	tPHL31		\rightarrow 0.1 V		4.6	10	μs
Driver output delay time 1	tplH22	VDD2 = 5.0 V	Vo: 0.1 V		3.5		μs
Driver output delay time 2	tplh32	4 kΩ +	ightarrow 4.9 V		4.6	10	μs
Driver output delay time 1	tphl22	24 pr x 2	Vo: 4.9 V		3.0		μs
Driver output delay time 2	tphl32		\rightarrow 0.1 V		4.4	10	μs
Input capacitance	C11	STHR (L) , TA	= 25 °C		10	20	pF
Input capacitance	C ₁₂	Vo to V10, TA = 25 °C			60	100	pF
Input capacitance	C13	$T_A = 25^{\circ}C$ othe STHR (H) , V ₀	er than to V ₁₀		10	15	pF

Switching Characteristics (TA = -10 to +75°C, V_{DD1} = 3.0 to 3.6 V, V_{DD2} = 3.0 to 3.6 V or 4.5 to 5.5 V, $V_{SS1} = V_{SS2} = 0$ V, tr = tr = 3.0 ns)

Timing Requirements (T_A = -10 to 75°C, V_{DD1} = 3.0 to 3.6 V, V_{DD2} = 3.0 to 3.6 V or 4.5 to 5.5 V, V_{SS1} = V_{SS2} = 0 V, $t_r = t_f = 3.0 \text{ ns}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input signal rise time	tr	$10 \% \rightarrow 90 \%$	3.0		8.0	ns
Input signal fall time	tr	$90 \% \rightarrow 10 \%$	3.0		8.0	ns
Clock pulse width	PWclk		18			ns
Clock low period	PWclk(L)		4			ns
Clock high period	PWCLK(H)		4			ns
Data setup time	tsetup1		4			ns
Data hold time	thold1		0			ns
Start pulse setup time	tsetup2		4			ns
Start pulse hold time	tHOLD2		0			ns
Start pulse low period	tspl		2			CLK
Start pulse rise time	tspr1	O _{sel} = H		100		CLK
Start pulse rise time	tspr2	O _{sel} = L		103		CLK
STB setup time	tsetup3		1			CLK
Data invalid period	tinv			1		CLK
Final data timing	t ldt				1	CLK
CLK-STB time	tclk-stb	$CLK \uparrow \to STB \uparrow or \downarrow$	7			ns
STB-CLK time	tsтв-сlк	STB \uparrow or $\downarrow \rightarrow$ CLK \uparrow	7			ns

Note Input a pulse width of 2 clocks of more of the clock frequency used.

7. SWITCHING CHARACTERISTIC WAVEFORM (R/ \overline{L} = H)

Unless otherwise specified, the input level is VIH = 0.7 VDD1, VIL = 0.3 VDD1.



14 4

8. RECOMMENDED MOUNTING CONDITIONS

Mounting this product under the following conditions is recommended. For the mounting methods and conditions other than those recommended, consult NEC.

Mounting Condition	Mounting Method	Condition
Thermocompression bonding	Soldering	Heating tool: 300 to 350°C, Heating time: 2 to 3 seconds, Pressure: 100 g (per product)
	ACF (sheet adhesive)	Preliminary adhesion: 70 to 100°C, Pressure: 3 to 8 kg/cm ² , Time: 3 to 5 seconds Real adhesion: 165 to 185°C, Pressure: 25 to 45 kg/cm ² . Time: 30 to 40 seconds (when SUMIZAC1003 of Sumitomo Bakelite is used)

Note For the mounting conditions for ACF, consult the ACF manufacturer. Do not use two more mounting methods in combination.

Reference

NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades to NEC's Semiconductor Devices (C11531E) No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.