MOS INTEGRATED CIRCUIT μ PD16644

384-OUTPUT TFT-LCD SOURCE DRIVER (64 GRAY SCALE)

DESCRIPTION

The μ PD16644 is a source driver for TFT-LCD 64 gray scale displays. Its logic circuit operates at 3.3 V and the driver circuit operates at 3.3 or 5.0 V (selectable). The input data is digital data at 6 bits × 6 dots, and 260,000 colors can be displayed in 64-value outputs γ -corrected by the internal D/A converter and 11 external power supplies.

The clock frequency is 40 MHz MIN. and provided with 384 outputs. The μ PD16644 can be used in TFT-LCD panels conforming to the XGA standards.

FEATURES

- CMOS level input
- 384 outputs
- 6 bits (gray scale data) × 6 dots input
- 64-value output by 11 external power supplies and internal D/A converter
 - Output voltage range: 2.8 VP-P MAX. (at supply voltage VDD2 of driver = 3.0 V)
 - 4.3 VP-P MAX. (at supply voltage VDD2 of driver = 4.5 V)
- High-speed data transfer: fMAX. = 40 MHz MIN. (internal data transfer rate at supply voltage VDD1 of logic circuit = 3.0 V)
- Level of γ-corrected power supply can be inverted
- Precharge-less output buffer
- Supply voltage of driver circuit selectable (Vsel = H: 3.3 V, Vsel = L: 5.0 V)

ORDERING INFORMATION


 Part Number
 Package

 μPD16644N-xxx
 TCP (TAB package)

Remark The TCP's external shape is custom-order item. So please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

★ 1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.

2. PIN CONFIGURATION (μ PD16644N-xxx)



Remark The Vsel pin is internally pulled up.

The number of input pins can be reduced by leaving the V_{sel} pin open or short-circuiting to V_{SS2} by means of TCP wiring.


3. PIN FUNCTIONS


	Pin Symbol	Pin Name	Description		
	S1 to S384	Driver output	Output 64 gray scale analog voltages converted from digital signals.		
*	Doo to Dos	Display data input Inputs 36-bit-wide display gray scale data (6 bits) × 6 dots (2RGB).			
	D10 to D15		Dx0: LSB, Dx5: MSB		
	D20 to D25				
	D30 to D35				
	D40 to D45				
	D50 to D55				
*	R,/L	Shift direction select input	This pin inputs/outputs start pulses in cascade mode. Shift direction of shift register is as follows:		
			$R,/L=H\ :\ STHR\ input,\ S_1\toS_{384},\ STHL\ output$		
			$R,/L=L \hspace{0.1 in }:\hspace{0.1 in } STHL \hspace{0.1 in } input, \hspace{0.1 in } S_{384} \rightarrow S_{1}, \hspace{0.1 in } STHR \hspace{0.1 in } output$		
	STHR	Right shift start pulse I/O	R,/L = H : Inputs start pulse.		
			$R_{,L} = L$: Outputs start pulse.		
	STHL	Left shift start pulse I/O	$R_{,/L} = H$: Outputs start pulse.		
			$R_{J}L = L$: Inputs start pulse.		
	Vsel	Driver voltage selection	Selects driver voltage. This pin is internally pulled up. $V_{sel} = H$: $V_{DD2} = 3.3 \text{ V}$ $V_{sel} = L$: $V_{DD2} = 5.0 \text{ V}$		
	CLK	Shift clock input	Inputs shift clock to shift register. Display data is loaded to data register at rising edge of this pin. Start pulse output goes high at rising edge of 64th clock after start pulse has been input, and serves as start pulse to driver in next stage. 64th clock of driver in first stage serves as start pulse of driver in next stage.		
*	STB	Latch input	Contents of data register are latched at rising edge, transferred to D/A converter, and output as analog voltage corresponding to display data. Contents of internal shift register are cleared after STB has been input. One pulse of this signal is input when μ PD16644 is started, and then device operates normally. For STB input timing, refer to 8. SWITCHING CHARACTERISTIC WAVEFORM .		
	V ₀ to V ₁₀	γ-corrected power supply	Inputs γ -corrected power from external source. $V_{SS2} \le V_{10} \le V_9 \le V_8 \le V_7 \le V_6 \le V_5 \le V_4 \le V_3 \le V_2 \le V_1 \le V_0 \le V_{DD2}$ or $V_{SS2} \le V_0 \le V_1 \le V_2 \le V_3 \le V_4 \le V_5 \le V_6 \le V_7 \le V_8 \le V_9 \le V_{10} \le V_{DD2}$ Maintain gray scale power supply during gray scale voltage output.		
	V _{DD1}	Logic power supply	3.3 V ± 0.3 V		
	Vdd2	Driver power supply			
	Vss1	Logic ground	Ground		
	Vss2	Driver ground	Ground		

Caution Be sure to turn on power in the order V_{DD1}, logic input, V_{DD2}, and gray scale power (V₀ to V₁₀), and turn off power in the reverse order, to prevent the μ PD16644 from being damaged by latchup. Be sure to observe this power sequence even during a transition period.

4. RELATION BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The 11 major points on the γ characteristic curve of the LCD panel are arbitrarily set by external power supplies V₀ through V₁₀. If the display data is 00H or 3FH, gray scale voltage V₀ or V₁₀ is output. If the display data is in the range 01H to 3EH, the high-order 3 bits select an external powers pair V_{n+1}, V_n. The low-order 3 bits evenly divide the range of V_{n+1} to V_n into eight segments by means of D/A conversion (however, the ranges from V₉ to V₈ and from V₂ to V₁ are divided into seven segments) to output a 64 gray scale voltage.





					•		and Output Voltage
Input Data	D _{x5}	D _{X4}	Dx3	D _{X2}	D _{X1}	Dxo	Output Voltage
00H	0	0	0	0	0	0	Vo
01H	0	0	0	0	0	1	$V_2 + (V_1 - V_2) \times 6/7$
02H	0	0	0	0	1	0	$V_2 + (V_1 - V_2) \times 5/7$
03H	0	0	0	0	1	1	$V_2 + (V_1 - V_2) \times 4/7$
04H	0	0	0	1	0	0	$V_2 + (V_1 - V_2) \times 3/7$
05H	0	0	0	1	0	1	$V_2 + (V_1 - V_2) \times 2/7$
06H	0	0	0	1	1	0	$V_2 + (V_1 - V_2) \times 1/7$
07H	0	0	0	1	1	1	V ₂
08H	0	0	1	0	0	0	$V_3 + (V_2 - V_3) \times 7/8$
09H	0	0	1	0	0	1	$V_3 + (V_2 - V_3) \times 6/8$
0AH 0BH	0	0	1	0	1	0	$V_3 + (V_2 - V_3) \times 5/8$ $V_3 + (V_2 - V_3) \times 4/8$
0CH	0	0	1	0	0	1 0	$V_3 + (V_2 - V_3) \times 4/6$ $V_3 + (V_2 - V_3) \times 3/8$
0DH	0	0	1	1	0	1	$V_3 + (V_2 - V_3) \times 3/8$ $V_3 + (V_2 - V_3) \times 2/8$
0EH	0	0	1	1	1	0	$V_3 + (V_2 - V_3) \times 2/8$ $V_3 + (V_2 - V_3) \times 1/8$
0FH	0	0	1	1	1	1	$V_3 + (V_2 - V_3) \times 1/6$
10H	0	1	0	0	0	0	V_3 V ₄ + (V ₃ - V ₄) × 7/8
10H	0	1	0	0	0	1	$V_4 + (V_3 - V_4) \times 7/6$ $V_4 + (V_3 - V_4) \times 6/8$
12H	0	1	0	0	1	0	$V_4 + (V_3 - V_4) \times 5/8$ V ₄ + (V ₃ - V ₄) × 5/8
13H	0	1	0	0	1	1	$V_4 + (V_3 - V_4) \times 3/6$ $V_4 + (V_3 - V_4) \times 4/8$
14H	0	1	0	1	0	0	$V_4 + (V_3 - V_4) \times \frac{3}{8}$
15H	0	1	0	1	0	1	$V_4 + (V_3 - V_4) \times 2/8$
16H	0	1	0	1	1	0	$V_4 + (V_3 - V_4) \times \frac{1}{8}$
17H	0	1	0	1	1	1	V4
18H	0	1	1	0	0	0	$V_5 + (V_4 - V_5) \times 7/8$
19H	0	1	1	0	0	1	$V_5 + (V_4 - V_5) \times 6/8$
1AH	0	1	1	0	1	0	$V_5 + (V_4 - V_5) \times 5/8$
1BH	0	1	1	0	1	1	$V_5 + (V_4 - V_5) \times 4/8$
1CH	0	1	1	1	0	0	$V_5 + (V_4 - V_5) \times 3/8$
1DH	0	1	1	1	0	1	$V_5 + (V_4 - V_5) \times 2/8$
1EH	0	1	1	1	1	0	$V_5 + (V_4 - V_5) \times 1/8$
1FH	0	1	1	1	1	1	V ₅
20H	1	0	0	0	0	0	$V_6 + (V_5 - V_6) \times 7/8$
21H	1	0	0	0	0	1	$V_6 + (V_5 - V_6) \times 6/8$
22H	1	0	0	0	1	0	$V_6 + (V_5 - V_6) \times 5/8$
23H	1	0	0	0	1	1	$V_6 + (V_5 - V_6) \times 4/8$
24H	1	0	0	1	0	0	$V_6 + (V_5 - V_6) \times 3/8$
25H	1	0	0	1	0	1	$V_6 + (V_5 - V_6) \times 2/8$
26H	1	0	0	1	1	0	$V_6 + (V_5 - V_6) \times 1/8$
27H	1	0	0	1	1	1	V ₆
28H	1	0	1	0	0	0	$V_7 + (V_6 - V_7) \times 7/8$
29H	1	0	1	0	0	1	$V_7 + (V_6 - V_7) \times 6/8$
2AH	1	0	1	0	1	0	$V_7 + (V_6 - V_7) \times 5/8$
2BH 2CH	1	0	1	0	1	1	$V_7 + (V_6 - V_7) \times 4/8$
2CH 2DH	1	0	1	1	0	0	$V_7 + (V_6 - V_7) \times 3/8$ $V_7 + (V_6 - V_7) \times 2/8$
2DH 2EH	1	0	1	1	1	0	$V_7 + (V_6 - V_7) \times 2/8$ $V_7 + (V_6 - V_7) \times 1/8$
2FH	1	0	1	1	1	1	$V_7 + (V_6 - V_7) \times 1/6$
30H	1	1	0	0	0	0	$V_{8} + (V_{7} - V_{8}) \times 7/8$
31H	1	1	0	0	0	1	$V_8 + (V_7 - V_8) \times 7/8$ $V_8 + (V_7 - V_8) \times 6/8$
32H	1	1	0	0	1	0	$V_8 + (V_7 - V_8) \times 5/8$
33H	1	1	0	0	1	1	$V_8 + (V_7 - V_8) \times 3/8$
34H	1	1	0	1	0	0	$V_8 + (V_7 - V_8) \times \frac{3}{8}$
35H	1	1	0	1	0	1	$V_8 + (V_7 - V_8) \times 2/8$
36H	1	1	0	1	1	0	$V_8 + (V_7 - V_8) \times 1/8$
37H	1	1	0	1	1	1	V ₈
38H	1	1	1	0	0	0	$V_9 + (V_8 - V_9) \times 6/7$
39H	1	1	1	0	0	1	$V_9 + (V_8 - V_9) \times 5/7$
3AH	1	1	1	0	1	0	$V_9 + (V_8 - V_9) \times 4/7$
3BH	1	1	1	0	1	1	$V_9 + (V_8 - V_9) \times 3/7$
3CH	1	1	1	1	0	0	$V_{9} + (V_{8} - V_{9}) \times 2/7$
3DH	1	1	1	1	0	1	V ₉ + (V ₈ - V ₉) × 1/7
3EH	1	1	1	1	1	0	V9
3FH	1	1	1	1	1	1	V10


Table 4-1. Relation between Input Data and Output Voltage

4.1 γ-Corrected Power Circuit

The reference power supply of the D/A converter consists of a ladder circuit with a total of 64 resistors, and resistance Σ ri between γ -corrected power pins differs depending on each pair of γ -corrected power pins. One pair of γ -corrected power pins consists of seven or eight series resistors, and resistance Σ ri in the figure below is indicated as the sum of the seven or eight resistors. The resistance ratio between the γ -corrected power pins (Σ ri ratio) is designed to be a value relatively close to the ratio of the γ -corrected voltages V1 through V9 (gray scale voltages in 8 steps) used in an actual LCD panel. Under ideal conditions where there is no difference between the two, therefore, there is no voltage difference between the voltage of the γ -corrected power supplies and the gray scale voltages in 8 steps of the resistor ladder circuits of the μ PD16644, and no current flows into the γ -corrected power pins V1 through V9. As a result, a voltage follower circuit is not necessary.



Figure 4-2. γ-Corrected Power Circuit



Data Sheet S11421EJ2V0DS00

5. DATA INPUT FORMAT

★ Data format : 1 pixel data (6 bits) × 2RGB (6 dots) Input width : 36 bits

R,/L = H (right shift)

Output	S1	S ₂	S₃	S4	S₅	 S383	S 384
Data	Doo to Dos	D10 to D15	D20 to D25	D30 to D35	D40 to D45	 D40 to D45	D50 to D55

R,/L = L (left shift)

Output	S1	S ₂	S₃	S4	S₅	 S308	S309
Data	Doo to Dos	D10 to D15	D20 to D25	D30 to D35	D40 to D45	 D40 to D45	D50 to D55

6. OPERATION OF OUTPUT BUFFER

The output buffer consists of an operational amplifier circuit that does not perform precharge operation. Therefore, driver output current IvoH1/2 is the charging current to the LCD, and IvoL1/2 is the discharging current.




Figure 6-1. LCD panel driving waveform of μ PD16644

7. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Ratings	Unit
Logic Part Power Supply Voltage	V _{DD1}	-0.3 to +4.5	V
Driver Part Power Supply Voltage	VDD2	-0.3 to +6.0	V
Input Voltage	Vı	-0.3 to Vdd1,2 + 0.3	V
Output Voltage	Vo	-0.3 to Vdd1,2 + 0.3	V
Operating Ambient Temperature	Та	-10 to +75	°C
Storage Temperature	Tstg	-55 to +125	°C

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	Vdd1		3.0	3.3	3.6	V
Driver Part Supply Voltage	Vdd2	V _{sel} = H	3.0	3.3	3.6	V
Driver Part Supply Voltage	Vdd2	$V_{sel} = L$	4.5	5.0	5.5	V
γ-Corrected Power	Vo to V10		Vss2 + 0.1		Vdd2 - 0.1	V
Output Voltage Range	Vx		Vss2 + 0.1		V _{DD2} - 0.1	V
Maximum Clock Frequency	fмах.		40			MHz
Output Load Capacitance	C∟				150	pF

Recommended Operating Range (T_A = -10 to +75°C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
High-level Input Voltage	Vін	R,/L, CLK, STB, Vsel, S Doo to Do5, D10 to D15, I		0.7 Vdd1		Vdd1	V
Low-level Input Voltage	VIL	D ₃₀ to D ₃₅ , D ₄₀ to D ₄₅ , D ₅₀ to D ₅₅		0		0.3 Vdd1	V
Input Leakage Current	lı∟	Doo to Do5, D10 to D15, I D30 to D35, D40 to D45, I R,/L, CLK, STB				±1.0	μA
Pull-up Resistor	Rpu	$V_{DD1} = V_{DD2} = 3.3 V, V_{2}$	sel	40	100	250	kΩ
γ-Corrected Power Supply Resistor	Rn	V0 to V10		10	16	30	kΩ
High-level Output Voltage	Vон	STHR (STHL), Io = -1	.0 mA	V _{DD1} - 0.5			V
Low-level Output Voltage	Vol	STHR (STHL), Io = +1	.0 mA			0.5	V
Static Current Consumption of	IVn1	V _{DD1} = 3.3 V	Vo to V1	166	333	666	μA
γ-Corrected Power (V _{DD2} = 3.3 V)		$V_{DD2} = 3.3 V, 5.0 V$ $V_n - V_{n+1} = 0.5 V$	V1 to V2	101	202	404	μA
(VDD2 = 3.3 V)		$v_n - v_{n+1} = 0.5 v$	V ₂ to V ₃	116	233	466	μA
			V ₃ to V ₄	231	463	926	μA
			V4 to V5	201	403	806	μA
			V_5 to V_6	275	550	1100	μA
			V6 to V7	252	505	1010	μA
			V7 to V8	189	379	758	μA
			V ₈ to V ₉	126	253	506	μA
			V9 to V10	32	64	128	μA
Driver Output Current (V _{DD2} = 3.3 V)	Ivoн1	Vout = 2.7 V, Vx = 3.2 Vdd1 = Vdd2 = 3.3 V	V ^{Note 1}	-0.32		-0.08	mA
	IVOL1	$V_{OUT} = 0.6 \text{ V}, \text{ V}_X = 0.1 \text{ V}^{Note 1}$ $V_{DD1} = V_{DD2} = 3.3 \text{ V}$		0.07		0.28	mA
Driver Output Current (V _{DD2} = 5.0 V)	Ілон5	Vout = 4.4 V, Vx = 4.9 Vdd1 = 3.3 V, Vdd2 = 5.		-0.48		-0.12	mA
	Ivol2	Vout = 0.6 V, Vx = 0.1 Vdd1 = 3.3 V, Vdd2 = 5.		0.10		0.40	mA
Output Voltage Deviation	ΔVo	$V_{DD1} = 3.3 V,$ $V_{DD2} = 3.3 V \text{ or } 5.0 V$ $V_{OUT} = 0.5 V_{DD2}^{Note 1}$			±10	±20	mV
Output Voltage Range	Vo	Input data: 00H to 3FH		Vss2 + 0.1		Vdd2 - 0.1	V
Logic Part Dynamic Current Consumption	Idd1	No load ^{Note 2}			0.5	2.5	mA
Driver Part Dynamic Current	DD21	No load, V _{DD2} = 3.3 V ^N	ote 2		3.0	10.0	mA
Consumption	DD22	No load, $V_{DD2} = 5.0 V^{Note 2}$			3.0	10.0	mA

Notes 1. Vx is output voltage of analog output pin S1 to S384. VOUT is the voltage applied to analog output pin S1 to S384.

2. The STB cycle is specified at 20 μ s, fclk = 36 MHz, fdata = 18 MHz.

1	1	٢	

*

Switching Characteristics (T_A = -10 to $+75^{\circ}$ C, V_{DD1} = 3.0 to 3.6 V, V_{DD2} = 3.0 to 3.6 V or 4.5 to 5.5 V, V_{SS1} = V_{SS2} = 0 V, t_r = t_f = 3.0 ns)


Parameter	Symbol	Cond	dition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	tPLH1	C∟ = 15 pF			7.0	12.0	ns
	tPHL1	C∟ = 15 pF			7.0	12.0	ns
Driver Output Delay Time	tPLH21	Vdd2 = 3.3 V	Vo: 0.1 V \rightarrow 3.2 V		2.5		μs
	tPLH31	2 k Ω +75 pF $ imes$ 2				10	μs
	tPHL21		Vo: 3.2 V →0.1 V		2.5		μs
	tPHL31					10	μs
	tPLH22	VDD2 = 5.0 V	Vo: 0.1 V →4.9 V		2.5		μs
	tPLH32	2 k Ω +75 pF $ imes$ 2				10	μs
	tPHL22		Vo: 4.9 V →0.1 V		2.5		μs
	tPHL32					10	μs
Input Capacitance	Ci1	STHR (STHL), T	∝ = 25°C		15	20	pF
	Cı2	Vo to V10, TA = 25°C			100	150	pF
	Cı3	STHR (STHL), other than V ₀ to V ₁₀ T _A = 25°C			10	15	pF

\star Timing Requirements (T_A = -10 to +75°C, V_{DD1} = 3.0 to 3.6 V, V_{SS1} = 0 V, t_r = t_f = 3.0 ns)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk		25			ns
Clock Low Period	PWCLK (L)		4			ns
Clock High Period	PWCLK (H)		4			ns
Strobe High Period	PWstb(H)		2			CLK
Strobe Low Period	PWstb(L)		2			CLK
Data Setup Time	tsetup1		4			ns
Data Hold Time	thold1		0			ns
Start Pulse Setup Time	tsetup2		4			ns
Start Pulse Hold Time	thold2		0			ns
Start Pulse Low Period	tspl		2			CLK
Start Pulse Rise Time	tspr			64		CLK
Strobe Setup Time	tsetup3		1			CLK
Data Invalid Period	tinv			1		CLK
Last Data Timing	t ldt		1			CLK
CLK-STB Time	tclk-stb	CLK $^→$ STB $^+$ or \downarrow	7			ns
STB-CLK Time	tstb-clk	STB↑ or ↓→CLK↑	7			ns

\star 8. SWITCHING CHARACTERISTIC WAVEFORM (R,/L = H)

Unless otherwise specified, the input level is $V_{IH} = 0.7 V_{DD1}$, $V_{IL} = 0.3 V_{DD1}$.



*

9. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met for mounting conditions of μ PD16644.

For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

μPD16644N-xxx: TCP(TAB package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350° C, heating for 2 to 3 seconds: pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C; pressure 3 to 8 kg/cm ² , time 3 to 5 secs. Real bonding 165 to 180°C; pressure 25 to 45 kg/cm ² , time 30 to 40 secs. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To fine out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

[MEMO]

NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents

NEC

NEC Semiconductor Device Reliability / Quality Control System (C10983E) Quality Grades to NEC's Semiconductor Devices (C11531E)

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these circuits,
 software, and information in the design of the customer's equipment shall be done under the full responsibility
 of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
 parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8