## $I^{2} \mathrm{C}-\mathrm{BUS}$ COMPATIBLE 8BIT 12CHANNEL D/A CONVERTER

## DESCRIPTION

The $\mu$ PD6222 is an 8-bit monolithic CMOS digital-to-analog converter using the R-2R technique. The $\mu$ PD6222 incorporates a 12-channel digital-to-analog converters and $I^{2} \mathrm{C}$-bus compatible interface. The designer needs only 2 signals (Serial Data and Serial Clock) to interface and can use 8-ICs (96-channels) on same bus to control chipselect terminals.

The $\mu$ PD6222 incorporates Output CMOS Buffer to achieve wide output voltage range and two reference voltage terminals.

The $\mu \mathrm{PD} 6222$ is ideal for automatic control for color-television.

## FEATURES

- 12-channel 8-bit digital-to-analog converter using the R-2R ladder technique
- $I^{2} \mathrm{C}$-bus compatible serial interface (Serial Data and Serial Clock)
- 8-ICs (96-channels) can be connected by chip-select terminals
- Output CMOS Buffer to achieve wide output voltage range
- Two reference voltage


## ORDERING INFORMATION

| PART NO. | PACKAGE |
| :---: | :--- |
| $\mu$ PD6222CS | 24-pin plastic shrink DIP $(300 \mathrm{mil})$ |
| $\mu$ PD6222GS | 24-pin plastic SOP $(300$ mil $)$ |

## Caution Purchase of NEC $I^{2} \mathrm{C}$ components conveys a license under the Philips $\mathrm{I}^{2} \mathrm{C}$ patent Right to use these

 components in an $I^{2} \mathrm{C}$ system, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.
## BLOCK DIAGRAM



PIN CONNECTION DIAGRAM (Top View)


## PIN CONFIGURATION

| PIN NO. | SYMBOL | FUNCTION |
| :---: | :---: | :---: |
| 1 | GND | Ground |
| 2 | SCL | Serial Clock Input |
| 3 | SDA | Serial Data Input (Output: acknowledgement signal) |
| 4 | AO7 | Analog Output Channel 7 |
| 5 | AO8 | Analog Output Channel 8 |
| 6 | AO9 | Analog Output Channel 9 |
| 7 | AO10 | Analog Output Channel 10 |
| 8 | AO11 | Analog Output Channel 11 |
| 9 | AO12 | Analog Output Channel 12 |
| 10 | VrefL1 | GND Side Reference Voltage Input 1 (The current of IrefL1 flows out from IC.) |
| 11 | $\mathrm{V}_{\text {ref }} \mathrm{U}^{1}$ | Vcc Side Reference Voltage Input 1 (The current of lrefU1 flows into IC.) |
| 12 | VrefL2 | GND Side Reference Voltage Input 2 (The current of IrefL2 flows out from IC.) |
| 13 | $\mathrm{V}_{\text {ref }} \mathrm{U} 2$ | Vcc Side Reference Voltage Input 2 (The current of lrefU2 flows into IC.) |
| 14 | AO1 | Analog Output Channel 1 |
| 15 | AO2 | Analog Output Channel 2 |
| 16 | AO3 | Analog Output Channel 3 |
| 17 | AO4 | Analog Output Channel 4 |
| 18 | AO5 | Analog Output Channel 5 |
| 19 | AO6 | Analog Output Channel 6 |
| 20 | Vcc | Analog Power Supply |
| 21 | Vdd | Digital Power Supply |
| 22 | CS2 | Chip Select 2 |
| 23 | CS1 | Chip Select 1 |
| 24 | CS0 | Chip Select 0 |

Note For "Power On Reset" function, when this IC is powered on, Analog Output Data (D0, D1 ... D7) will be set all 0 . And the all Analog Output will be Zero Scale (1LSB +V refL).

## EQUIVALENT CIRCUIT OF PIN

- Equivalent Circuit of CS0, CS1, CS2 Pins

- Equivalent Circuit of SCL Pin

- Equivalent Circuit of SDA Pin

- Equivalent Circuit of $\mathrm{V}_{\text {ref }} \mathrm{U} 1$, $\mathrm{V}_{\text {ref }} \mathrm{U} 2$, $\mathrm{V}_{\text {refLL }}$, $\mathrm{V}_{\text {refL2 }}$ and AO1 to 12 Pins



## ABSOLUTE MAXIMUM RATINGS

| PARAMETER |  | SYMBOL | LIMITS | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Digital Supply Voltage |  | VDD | -0.3 to +7.0 | V |
| Analog Supply Voltage |  | Vcc | -0.3 to $V_{\text {dD }}+0.3$ | V |
| Vcc Side Reference Voltage |  | $\mathrm{V}_{\text {ref }} \mathrm{U} 1$, U2 | -0.3 to $\mathrm{Vcc}+0.3$ | V |
| GND Side Reference Voltage |  | VrefL1, L2 | -0.3 to $\mathrm{Vcc}+0.3$ | V |
| Digital Input Voltage |  | VIN | -0.3 to $V_{\text {dD }}+0.3$ | V |
| Output Voltage |  | Vout | -0.3 to $\mathrm{Vcc}+0.3$ | V |
| Power Dissipation | CS Package | PD | 500 | mW |
|  | GS Package |  | 200 | mW |
| Operating Temperature Range |  | TA | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATION CONDITIONS

| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Supply Voltage | VDD | $\mathrm{V}_{\text {dD }}=\mathrm{V}_{\text {cc }}$ | 4.5 | 5.0 | 5.5 | V |
| Analog Supply Voltage | Vcc |  |  |  |  |  |
| Input Voltage of Vcc Side Reference Voltage Range | Vref U1, U2 | This parameter is not same as D/A output voltage. D/A output is defined by the ability of Output Buffer Amp. | VrefL |  | Vcc | V |
| Input Voltage of GND Side Reference Voltage Range | VrefL1, L2 |  | GND |  | Vref U | V |
| Output Capacitance Load | Co |  |  |  | 0.1 | $\mu \mathrm{F}$ |

## ELECTRICAL CHARACTERISTICS

DIGITAL BLOCK


| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Supply Current | IdD | $C L K=1 \mathrm{MHz}, \mathrm{I}_{\mathrm{AO}}=0 \mu \mathrm{~A}$ |  |  | 1.0 | mA |
| Input Leak Current | II LEAK | $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\text {do }}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| Low-Level Input Voltage | VIL |  |  |  | 0.2 VDd | V |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{H}}$ |  | 0.8 VDD |  |  | V |

ANALOG BLOCK


| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Supply Current | Icc | CLK $=1 \mathrm{MHz}, \mathrm{IAO}^{\text {a }}=0 \mu \mathrm{~A}$ |  | 1.0 | 4.8 | mA |
| Input Current of Vcc Side Reference Voltage | 1 Iref ${ }^{\text {d }}$ | $\begin{aligned} & \mathrm{V}_{\text {ref }}=5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {reft }}=0 \mathrm{~V}, \end{aligned}$ <br> Data: Maximum Current |  | 1.2 | 3.0 | mA |
| Output Voltage Range of Output Buffer Amp. | $\mathrm{V}_{\mathrm{AO}}$ | $\mathrm{I}_{\mathrm{AO}}= \pm 100 \mu \mathrm{~A}$ | 0.1 |  | $\mathrm{Vcc}-0.1$ | V |
|  |  | $\mathrm{I}_{\mathrm{AO}}= \pm 500 \mu \mathrm{~A}$ | 0.2 |  | Vcc -0.2 |  |
| Output Current of Output Buffer Amp. | IAo | $\mathrm{V}_{\mathrm{AO}}=4.7 \mathrm{~V}$ |  |  | -1.0 | mA |
|  |  | $\mathrm{V}_{\mathrm{AO}}=0.2 \mathrm{~V}$ | +1.0 |  |  |  |
| Differential Nonlinearity | NoL | $\begin{aligned} & \mathrm{V}_{\text {ref }}=4.79 \mathrm{~V} \\ & \mathrm{~V}_{\text {ref }}=0.95 \mathrm{~V} \\ & \mathrm{~V} \text { cc }=5.5 \mathrm{~V}(15 \mathrm{mV} / \mathrm{LSB}) \\ & \text { No Load }(\mathrm{I} \text { AO }=0 \mathrm{~A}) \end{aligned}$ |  |  | $\pm 0.8$ | LSB |
| Nonlinearity | NL |  |  |  | $\pm 0.8$ | LSB |
| Zero Scale Error | Nz |  |  |  | $\pm 1.2$ | LSB |
| Full Scale Error | NF |  |  |  | $\pm 1.2$ | LSB |
| Error between each Channel | Noh |  |  |  | $\pm 1.2$ | LSB |
| Output Impedance of Output Buffer Amp. | Ro |  |  | 5.0 |  | $\Omega$ |

## $I^{2} \mathrm{C}-\mathrm{BUS}$ TRANSFER STANDARD

| PARAMETER | SYMBOL | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | fscl | 0 | 100 | kHz |
| Time the bus must be free before a new transmission can start | tbuF | 4.7 | - | $\mu \mathrm{S}$ |
| Hold time START condition. After this period, the first clock pulse is generated | thd;sta | 4.0 | - | $\mu \mathrm{s}$ |
| LOW period of the clock | tıow | 4.7 | - | $\mu \mathrm{s}$ |
| HIGH period of the clock | thigh | 4.0 | - | $\mu \mathrm{s}$ |
| Set-up time for START condition (Only relevant for a repeated START condition) | tsu;sta | 4.7 | - | $\mu \mathrm{s}$ |
| Hold time DATA for ${ }^{2} \mathrm{C}$ ICs | thd; ${ }^{\text {dat }}$ | $0^{\text {Note }}$ | - | ns |
| Set-up time DATA | tsu;DAT | 250 | - | ns |
| Rise time of both SDA and SCL lines | $t_{R}$ | - | 1 | $\mu \mathrm{S}$ |
| Fall time of both SDA and SCL lines | $\mathrm{tF}_{F}$ | - | 300 | ns |
| Set-up time for STOP condition | tsu;stp | 4.0 | - | $\mu \mathrm{s}$ |

Note Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns ) of the falling edge of SCL.

Timing requirements for the $I^{2} \mathrm{C}$-bus

${ }^{2}{ }^{2}$ C-BUS FORMAT

| STA | SLAVE ADDRESS DATA | W | ACK | SUB ADDRESS DATA | ACK | D/A DATA | ACK | STP |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

- STA: START condition
- W : This bit is a data-transfer direction bit. A 'Zero' (LOW) is set at sending a data from master to slave.
- ACK: This is an acknowledge bit. The receiver responses a 'Zero' (LOW) to the transmitter when the receiver acknowledges data reception.
- STP: STOP condition


## DIGITAL DATA FORMAT

- SLAVE ADDRESS DATA

Chip Select Data
MSB

| A2 | A1 | A0 | CS2 | CS1 | CS0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| 1 | 1 | 1 | 1 | 1 | 1 |

This chip will be selected only when A0, A1 and A2 are equal to CS0, CS1 and CS2.

- SUB ADDRESS DATA

| First |  |  |  |  |  |  | LastLSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MS |  |  |  |  |  |  |  |
| $\times$ | $\times$ | $\times$ | $\times$ | S3 | S2 | S1 | S0 |

Channel Select Data
MSB

| S3 | S2 | S1 | S0 | Channel Select |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Don't care |
| 0 | 0 | 0 | 1 | ch1 |
| 0 | 0 | 1 | 0 | ch2 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| 1 | 0 | 1 | 1 | ch11 |
| 1 | 1 | 0 | 0 | ch12 |
| 1 | 1 | 0 | 1 | Don't care |
| 1 | 1 | 1 | 0 |  |
| 1 | 1 | 1 | 1 | InhibitNote |

Note Internally Test Mode

- D/A DATA

| First |  |  |  |  |  |  | Last |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  |  |  |  |  |  | LSB |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

D/A Output Data

| FirstMSB |  |  |  |  |  |  | Last LSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | D/A OUTPUT |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\left(\mathrm{V}_{\text {ref }} \mathrm{U}-\mathrm{V}_{\text {ref }} \mathrm{L}\right) / 256 \times 1+\mathrm{V}_{\text {ref }} \mathrm{L}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\left(\mathrm{V}_{\text {ref }} \mathrm{U}-\mathrm{V}_{\text {refL }}\right) / 256 \times 2+\mathrm{V}_{\text {ref }} \mathrm{L}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\left(\mathrm{V}_{\text {ref }} \mathrm{U}-\mathrm{V}_{\text {reft }} \mathrm{L}\right) / 256 \times 3+\mathrm{V}_{\text {ref }} \mathrm{L}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\left(\mathrm{V}_{\text {ref }} \mathrm{U}-\mathrm{V}_{\text {ref }} \mathrm{L}\right) / 256 \times 4+\mathrm{V}_{\text {ref }} \mathrm{L}$ |
| ! | $\vdots$ | $\vdots$ | $\vdots$ | : | : | ! | ! | ! |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | $\left(\mathrm{V}_{\text {ref }} \mathrm{U}-\mathrm{V}_{\text {reft }} \mathrm{L}\right) / 256 \times 255+\mathrm{V}_{\text {ref }} \mathrm{L}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{V}_{\text {ref }} \mathrm{U}$ |

## DATA TRANSFER ON THE $I^{2} \mathrm{C}$-BUS


$I^{2} C$ BUS ACCESS

Data example; $(C S 2, C S 1, C S 0)=(A 2, A 1, A 0)=(0,0,1)$
$(\mathrm{S} 3, \mathrm{~S} 2, \mathrm{~S} 1, \mathrm{~S} 0)=(0,1,0,0)$ Select output 4ch
Digital Data $=(0,1,0,1,0,1,0,1)$

## SLAVE ADDRESS DATA BLOCK



SUB ADDRESS DATA BLOCK


## D/A DATA BLOCK



Notes 1. The timing of reading data in SDA is the falling edge of SCL.
2. The acknowledgement signal is output from SDA in fall-timing of SCL8, and releases SDA line in the fall-timing of SCL9.

## CHARACTERISTICS CURVES (TYP.)




Condition:
$\mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{ref}}=+5.0 \mathrm{~V}$
$V_{\text {refl }}=0 \mathrm{~V}$
Non Load


Condition:
$\mathrm{Vcc}=\mathrm{V}_{\text {ref }}=+5.0 \mathrm{~V}$
$\mathrm{V}_{\text {reft }}=0 \mathrm{~V}$
Non Load


Condition:
$\mathrm{Vcc}=+5.5 \mathrm{~V}$
$\mathrm{V}_{\text {ref }}=+4.79 \mathrm{~V}$
$\mathrm{V}_{\text {ref }} \mathrm{L}=+0.95 \mathrm{~V}(15 \mathrm{mV} / \mathrm{LSB})$
Non Load

## APPLICATION EXAMPLE



## NOTE FOR USE

## - ABOUT INPUT VOLTAGE

This IC's Vdd, Vcc, VrefU1, VrefU2, VrefL1, VrefL2 pins must be supplied the stable voltage. When the voltagelevel of these pins are added any noise signal, the analog accuracy of output voltage may be influenced by any noise signal.
Therefore, the bypass condenser is connected between these pins and GND pins for keeping the analog accuracy. And it's necessary that the bypass condenser is near IC.

- HANDLING RELATED TO THE UNUSED PINS

The output pins have a possibility of being unused pins.
If there are unused pins, they must not be connected.

24PIN PLASTIC SHRINK DIP (300 mil)


NOTES

1) Each lead centerline is located within 0.17 mm ( 0.007 inch ) of its true position (T.P.) at maximum material condition.
2) Item "K" to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 25.40 MAX. | 1.000 MAX. |
| B | 3.0 MAX. | 0.119 MAX. |
| C | 1.778 (T.P.) | 0.070 (T.P.) |
| D | $0.50 \pm 0.10$ | $0.020_{-0.005}^{+0.004}$ |
| F | 0.85 MIN. | 0.033 MIN. |
| G | $3.5 \pm 0.3$ | $0.138 \pm 0.012$ |
| H | 0.51 MIN. | 0.020 MIN. |
| I | 4.31 MAX. | 0.170 MAX. |
| J | 5.08 MAX. | 0.200 MAX. |
| K | 7.62 (T.P.) | 0.300 (T.P.) |
| L | 6.4 | 0.252 |
| M | $0.25_{-0}^{+0.10}$ | $0.010_{-0}^{+0.004}$ |
| N | 0.17 | 0.007 |
| R | $0 \sim 15$ | $0 \sim 15$ |

$\mu$ PD6222

## 24 PIN PLASTIC SOP (300 mil)


detail of lead end


## NOTE

1. Controlling dimension _ millimeter.
2. Each lead centerline is located within 0.12 mm ( 0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | $15.3 \pm 0.24$ | $0.602 \pm 0.010$ |
| B | 0.78 MAX. | 0.031 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | $0.40{ }_{-0.05}^{+0.10}$ | $0.016_{-0.003}^{+0.004}$ |
| E | $0.1 \pm 0.1$ | $0.004 \pm 0.004$ |
| F | 1.8 MAX. | 0.071 MAX. |
| G | $1.55 \pm 0.05$ | $0.061 \pm 0.002$ |
| H | $7.7 \pm 0.3$ | $0.303 \pm 0.012$ |
| 1 | $5.6 \pm 0.15$ | $0.220_{-0.006}^{+0.007}$ |
| J | $1.05 \pm 0.2$ | $0.041_{-0.008}^{+0.009}$ |
| K | $0.22_{-0.07}^{+0.08}$ | $0.009_{-0.004}^{+0.003}$ |
| L | $0.6 \pm 0.2$ | $0.024_{-0.009}^{+0.008}$ |
| M | 0.12 | 0.005 |
| N | 0.10 | 0.004 |
| P | $3^{\circ}{ }_{-3^{\circ}}{ }^{\circ}$ | $3^{\circ}{ }_{-3^{*}}{ }^{\circ}$ |

## RECOMMENDED SOLDERING CONDITIONS

The following conditions (see tables below) must be met when soldering this product.
Please consult with our sales offices in case other soldering process is used, or in case other soldering is done under different conditions.

## TYPES OF SURFACE MOUNT DEVICE

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).
[ $\mu$ PD6222GS]

| Soldering method | Soldering conditions | Recommended condition symbol |
| :---: | :---: | :---: |
| Infrared ray reflow | Peak package's surface temperature: $235^{\circ} \mathrm{C}$ or below, Reflow time: 30 seconds or below ( $210^{\circ} \mathrm{C}$ or higher), Number of reflow process: 3, Exposure limit ${ }^{\text {Note }}$ : None | IR35-00-3 |
| VPS | Peak package's surface temperature: $215^{\circ} \mathrm{C}$ or below, Reflow time: 40 seconds or below ( $200{ }^{\circ} \mathrm{C}$ or higher), Number of reflow process: 2, Exposure limit ${ }^{\text {Note }}$ : None | VP15-00-2 |
| Wave soldering | Solder temperature: $260^{\circ} \mathrm{C}$ or below, <br> Flow time: 10 seconds or below, <br> Number of flow process: 1, Exposure limit ${ }^{\text {Note }}$ : None | WS60-00-1 |
| Partial heating method | Terminal temperature: $300^{\circ} \mathrm{C}$ or below, <br> Flow time: 3 seconds or below, <br> Exposure limit ${ }^{\text {Note }}$ : None |  |

Note Exposure limit before soldering after dry-pack package is opened.
Storage conditions: $25^{\circ} \mathrm{C}$ and relative humidity at $65 \%$ or less.
Caution Do not apply more than a single process at once, except for "Partial heating method".

TYPES OF THROUGH HOLE DEVICE
[ $\mu$ PD6222CS]

| Soldering method | Soldering conditions | Recommended condition <br> symbol |
| :--- | :--- | :--- |
| Wave soldering | Solder temperature: $260^{\circ} \mathrm{C}$ or below, <br> Flow time: 10 seconds or below |  |

## REFERENCE

Document Name
NEC semiconductor device reliability/quality control system
Quality grade on NEC semiconductor devices
Semiconductor device mounting technology manual
NEC IC Package Manual (CD-ROM)
Guide to quality assurance for semiconductor devices
Semiconductor selection guide

Document No.
IEI-1212
C11531E
C10535E
C13388E
MEI-1202
X10679E
[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR MOS DEVICES

Note: No connection for MOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. MOS device behaves differently than Bipolar device. Input levels of MOS device must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to Vdo or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

