

# 8-BIT SINGLE-CHIP MICROCONTROLLERS

## DESCRIPTION

NEC

The  $\mu$ PD78F0833Y is a product of the  $\mu$ PD780833Y Subseries in the 78K/0 Series, and equivalent to the  $\mu$ PD780833Y with a flash memory in place of internal ROM.

This device can be programmed (write, delete, rewrite) without being removed from the board.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

 $\mu$ PD780833Y Subseries User's Manual: U13892E 78K/0 Series User's Manual Instructions: U12326E

#### **FEATURES**

- Pin-compatible with mask ROM versions (except VPP pin)
- Flash memory: 60 KB (self-programming supported)
- Internal high-speed RAM: 1,024 bytes
- Internal expansion RAM: 2,048 bytes
- Supply voltage: VDD = 4.5 to 5.5 V

**Remark** For the differences between the flash memory version and the mask ROM version, refer to 4 **DIFFERENCES BETWEEN** μ**PD78F0833Y AND MASK ROM VERSION.** 

#### **APPLICATIONS**

Car audios, etc.

#### ORDERING INFORMATION

Part Number

Package


μPD78F0833YGC-8BT

80-pin plastic QFP (14  $\times$  14)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

## 78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names.



**Remark** VFD (Vacuum Fluorescent Display) is referred to as FIP<sup>™</sup> (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.

$\square$	Function	ROM		Tir	ner		8-bit	10-bit	8-bit	Serial Interface	I/O	VDD MIN.	External
Subseries	Name	Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A				Expansion
Control	μPD78078Y	48 K to 60 K	4 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch,	88	1.8 V	Yes
	μPD78070AY	-								I <sup>2</sup> C: 1 ch)	61	2.7 V	
	μPD780018AY	48 K to 60 K							_	3 ch (l <sup>2</sup> C: 1 ch)	88		
	μPD780058Y	24 K to 60 K	2 ch						2 ch	3 ch (time-division UART: 1ch, I <sup>2</sup> C: 1 ch)	68	1.8 V	
	$\mu$ PD78058FY	48 K to 60 K								3 ch (UART: 1 ch,	69	2.7 V	
	μPD78054Y	16 K to 60 K								I <sup>2</sup> C: 1 ch)		2.0 V	
	μPD780078Y	48 K to 60 K		2 ch			-	8 ch	-	4 ch (UART: 2 ch, I <sup>2</sup> C: 1 ch)	52	1.8 V	
	μPD780034AY	8 K to 32 K		1 ch						3 ch (UART: 1 ch,	51		
	μPD780024AY						8 ch	_		I <sup>2</sup> C: 1 ch)			
	μPD78018FY	8 K to 60 K								2 ch (l <sup>2</sup> C: 1 ch)	53		
LCD drive	μPD780308Y	48 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	-	_	3 ch (time-division UART: 1 ch, l <sup>2</sup> C: 1 ch)	57	2.0 V	-
	μPD78064Y	16 K to 32 K								2 ch (UART: 1 ch, l²C: 1 ch)			
Bus	μPD780701Y	60 K	3 ch	2 ch	1 ch	1 ch	16 ch	_	-	4 ch (UART: 1 ch,	67	3.5 V	-
interface supported	μPD780833Y									l <sup>2</sup> C: 1 ch)	65	4.5 V	

The major functional differences among the subseries are listed below.


# FUNCTION OVERVIEW

Internal memory Flash me High-spe Expansion Memory space General-purpose registers Minimum instruction execution Instruction set	eed RAM	60 KB1,024 bytes2,048 bytes64 KB8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)On-chip minimum instruction execution time variable function0.48 $\mu$ s/0.96 $\mu$ s/1.92 $\mu$ s/3.84 $\mu$ s/7.68 $\mu$ s (@ 4.19 MHz operation)• 16-bit operation• Multiply/divide (8 bits $\times$ 8 bits, 16 bits $\div$ 8 bits)• Bit manipulation (set, reset, test, and Boolean operation)• BCD adjust, etc.			
Memory space General-purpose registers Minimum instruction execution Instruction set	on RAM	<ul> <li>2,048 bytes</li> <li>64 KB</li> <li>8 bits × 32 registers (8 bits × 8 registers × 4 banks)</li> <li>On-chip minimum instruction execution time variable function</li> <li>0.48 μs/0.96 μs/1.92 μs/3.84 μs/7.68 μs (@ 4.19 MHz operation)</li> <li>16-bit operation</li> <li>Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>Bit manipulation (set, reset, test, and Boolean operation)</li> </ul>			
Memory space General-purpose registers Minimum instruction execution Instruction set		<ul> <li>64 KB</li> <li>8 bits × 32 registers (8 bits × 8 registers × 4 banks)</li> <li>On-chip minimum instruction execution time variable function</li> <li>0.48 μs/0.96 μs/1.92 μs/3.84 μs/7.68 μs (@ 4.19 MHz operation)</li> <li>16-bit operation</li> <li>Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>Bit manipulation (set, reset, test, and Boolean operation)</li> </ul>			
General-purpose registers Minimum instruction execution Instruction set	n time	<ul> <li>8 bits × 32 registers (8 bits × 8 registers × 4 banks)</li> <li>On-chip minimum instruction execution time variable function</li> <li>0.48 μs/0.96 μs/1.92 μs/3.84 μs/7.68 μs (@ 4.19 MHz operation)</li> <li>16-bit operation</li> <li>Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>Bit manipulation (set, reset, test, and Boolean operation)</li> </ul>			
Minimum instruction execution	n time	<ul> <li>On-chip minimum instruction execution time variable function</li> <li>0.48 μs/0.96 μs/1.92 μs/3.84 μs/7.68 μs (@ 4.19 MHz operation)</li> <li>16-bit operation</li> <li>Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>Bit manipulation (set, reset, test, and Boolean operation)</li> </ul>			
Instruction set	n time	<ul> <li>0.48 μs/0.96 μs/1.92 μs/3.84 μs/7.68 μs (@ 4.19 MHz operation)</li> <li>16-bit operation</li> <li>Multiply/divide (8 bits × 8 bits, 16 bits + 8 bits)</li> <li>Bit manipulation (set, reset, test, and Boolean operation)</li> </ul>			
		<ul> <li>Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>Bit manipulation (set, reset, test, and Boolean operation)</li> </ul>			
I/O ports					
		Total:65• CMOS input:54• TTL input/CMOS output:8• N-ch open-drain I/O:3			
A/D converter		8-bit resolution × 8 channels × 2			
Serial interface		<ul> <li>3-wire serial I/O mode: 2 channels</li> <li>UART mode: 1 channel</li> <li>I<sup>2</sup>C bus mode: 1 channel</li> </ul>			
Timer		<ul> <li>16-bit timer/event counter: 2 channels</li> <li>8-bit timer/event counter: 3 channels</li> <li>Watch timer: 1 channel</li> <li>Watchdog timer: 1 channel</li> </ul>			
Timer outputs		5 (8-bit PWM output: 3)			
Clock output		32.8 kHz, 65.5 kHz, 130.9 kHz, 261.9 kHz, 523.6 kHz, 1.05 MHz, 2.10 MHz, 4.19 MHz (@ 4.19 MHz operation with system clock)			
Bus controller		J1850 (CLASS2) bus interface			
Vectored interrupts Maskable	e	Internal: 19 External: 9			
Non-mas	kable	Internal: 1			
Software	9	1			
Power supply voltage		V <sub>DD</sub> = 4.5 to 5.5 V			
Operating ambient temperatur	re	$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$			
Package		80-pin plastic QFP (14 $\times$ 14)			

# CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)
2.	BLOCK DIAGRAM
3.	PIN FUNCTIONS       9         3.1       Port Pins       9         3.2       Non-Port Pins       10         3.3       Pin I/O Circuits and Recommended Connection of Unused Pins       12
4.	DIFFERENCES BETWEEN $\mu$ PD78F0833Y AND MASK ROM VERSION16
5.	MEMORY SIZE SWITCHING REGISTER (IMS)17
6.	INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)
7.	FLASH MEMORY PROGRAMMING197.1Selection of Communication Mode197.2Flash Memory Programming Functions207.3Flashpro II and Flashpro III Connection207.4Flash Memory Programming by Self Write21
8.	ELECTRICAL SPECIFICATIONS
9.	PACKAGE DRAWING
10	. RECOMMENDED SOLDERING CONDITIONS45
AP	PPENDIX A. DEVELOPMENT TOOLS46
AP	PENDIX B. RELATED DOCUMENTS

- 1. PIN CONFIGURATION (TOP VIEW)
  - 80-pin plastic QFP (14 × 14) μPD78F0833YGC-8BT




- Cautions 1. Connect the VPP pin directly to Vsso or Vss1 in normal operation mode.
  - 2. Connect the AVDD0 pin to VDD0.
  - 3. Connect the AVsso and AVss1 pins to Vsso.

# PIN IDENTIFICATION

ANI00 to ANI70,		PCL:	Programmable clock
ANI01 to ANI71:	Analog input	RxD0:	Receive data
ASCK0:	Asynchronous serial clock	RESET:	Reset
AVDD0:	Analog power supply	SCK30, SCK31:	Serial clock
AVREF0, AVREF1:	Analog reference voltage	SCL0:	Serial clock
AVSS0, AVSS1:	Analog ground	SDA0:	Serial data
C2RX:	CLASS2 receive data	SI30, SI31:	Serial input
C2TX:	CLASS2 transmit data	SO30, SO31:	Serial output
INTP0 to INTP7:	External interrupt input	TI000, TI010,	
P00 to P07:	Port 0	TI001, TI011,	
P20 to P27:	Port 2	TI50, TI51, TI52:	Timer input
P30 to P36:	Port 3	TO00, TO01,	
P40 to P47:	Port 4	TO50, TO51,	
P50 to P57:	Port 5	TO52:	Timer output
P64 to P67:	Port 6	TxD0:	Transmit data
P70 to P75:	Port 7	VDD0, VDD1:	Power supply
P80 to P87:	Port 8	VPP:	Programming power supply
P90 to P97:	Port 9	Vsso, Vss1:	Ground
		X1, X2:	Crystal

## 2. BLOCK DIAGRAM



## 3. PIN FUNCTIONS

# 3.1 Port Pins (1/2)

Pin Name	I/O		Function	After Reset	Alternate Function
P00 to P07	I/O	Port 0 8-bit I/O port Input/output can be An on-chip pull-up	Input	INTP0 to INTP7	
P20	I/O	Port 2		Input	SI31
P21		8-bit I/O port	a appoified in 1 bit units		SO31
P22			e specified in 1-bit units. resistor can be specified by software.		SCK31
P23					TI50/TO50
P24					RxD0
P25					TxD0
P26					ASCK0/TI52/TO52
P27					TI51/TO51
P30	I/O	Port 3	An on-chip pull-up resistor can be	Input	SI30
P31		7-bit I/O port	specified by software.		SO30
P32		Input/output can be specified in 1-			SCK30
P33		bit units.	N-ch open-drain I/O port LEDs can be driven directly.		-
P34			An on-chip pull-up resistor can be		ТО00
P35			specified by software.		T1000
P36					TI010
P40 to P47	I/O	An on-chip pull-up	e specified in 1-bit units. resistor can be specified by software. ag (KRIF) is set to 1 by falling edge	Input	_
P50 to P57	I/O		OS output e specified in 1-bit units. resistor can be specified by software.	Input	_
P64 to P67	I/O		e specified in 1-bit units. resistor can be specified by software.	Input	_

## 3.1 Port Pins (2/2)

Pin Name	I/O		Function		Alternate Function
P70	I/O	Port 7 6-bit I/O port	An on-chip pull-up resistor can be specified by software.	Input	PCL
P71		Input/output can	N-ch open-drain I/O port	-	SDA0
P72		be specified in 1- bit units.			SCL0
P73			An on-chip pull-up resistor can be		TO01
P74			specified by software.		TI001
P75					TI011
P80 to P87	I/O	Port 8 1-bit I/O port Input/output can be	e specified in 1-bit units.	Input	ANI01 to ANI71
P90 to P97	I/O	Port 9 1-bit I/O port Input/output can be	e specified in 1-bit units.	Input	ANI00 to ANI70

# 3.2 Non-Port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0 to INTP7	Input	External interrupt request input for which valid edge can be specified (rising edge, falling edge, both rising and falling edges)	Input	P00 to P07
SI30	Input	Serial interface SIO30 serial data input	Input	P30
SI31		Serial interface SIO31 serial data input		P20
SO30	Output	Serial interface SIO30 serial data output	Input	P31
SO31		Serial interface SIO31 serial data output		P21
SDA0	I/O	Serial interface IIC0 serial data input/output	Input	P71
SCK30	I/O	Serial interface SIO30 serial clock input/output	Input	P32
SCK31		Serial interface SIO31 serial clock input/output		P22
SCL0		Serial interface IIC0 serial clock input/output		P72
RxD0	Input	Asynchronous serial interface serial data input	Input	P24
TxD0	Output	Asynchronous serial interface serial data output	Input	P25
ASCK0	Input	Asynchronous serial interface serial clock input	Input	P26/TI52/TO52
T1000	Input	External count clock input to 16-bit timer/event counter 00 Capture trigger input to capture register (CR000 and CR010) of 16-bit timer/event counter 00	Input	P35
TI010		Capture trigger input to capture register (CR000) of 16-bit timer/event counter 00		P36
TI001		External count clock input to 16-bit timer/event counter 01 Capture trigger input to capture register (CR001 and CR011) of 16-bit timer/event counter 01		P74
TI011		Capture trigger input to capture register (CR001) of 16-bit timer/event counter 01		P75

# 3.2 Non-Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
TI50	Input	External count clock input to 8-bit timer/event counter 50	Input	P23/TO50
TI51		External count clock input to 8-bit timer/event counter 51		P27/TO51
TI52		External count clock input to 8-bit timer/event counter 52		P26/ASCK0/TO52
ТО00	Output	16-bit timer/event counter 00 output	Input	P34
TO01	-	16-bit timer/event counter 01 output		P73
TO50	-	8-bit timer/event counter 50 output		P23/TI50
TO51	-	8-bit timer/event counter 51 output		P27/TI51
TO52	-	8-bit timer/event counter 52 output		P26/ASCK0/TI52
PCL	Output	Clock output	Input	P70
ANI00 to ANI70	Input	A/D converter (AD00) analog input	Input	P90 to P97
ANI01 to ANI71		A/D converter (AD01) analog input		P80 to P87
AV <sub>REF0</sub>	_	A/D converter (AD00) reference voltage input	_	_
AV <sub>REF1</sub>		A/D converter (AD01) analog power supply and reference voltage input		_
AVDD0		A/D converter (AD00) analog power supply		_
AV <sub>SS0</sub>		A/D converter (AD00) ground potential. Make the same potential as $V_{\mbox{SS0}}$ or $V_{\mbox{SS1}}.$		_
AV <sub>SS1</sub>		A/D converter (AD01) ground potential. Make the same potential as $V_{SS0}$ or $V_{SS1}$ .		_
C2RX	Input	CLASS 2 data input	1	_
C2TX	Output	CLASS 2 data output		_
RESET	Input	System reset input		_
X1	Input	Connecting crystal resonator for oscillation		_
X2	_			—
VDD0		Positive power supply for ports		_
V <sub>DD1</sub>		Positive power supply (other than for ports)		_
Vsso		Ground potential for ports		_
VSS1		Ground potential (other than for ports)		_
Vpp		Applying high voltage for program write/verify Connect directly to V <sub>SS0</sub> or V <sub>SS1</sub> in normal operation mode.		_

## 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The I/O circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the I/O circuit configuration of each type, see Figure 3-1.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/INTP0 to P07/INTP7	8-C	I/O	Input: Independently connect to V <sub>SS0</sub> via a resistor. Output: Leave open.
P20/SI31			Input: Independently connect to VDD0 or VSS0 via a
P21/SO31	5-H	-	resistor.
P22/SCK31	8-C	-	Output: Leave open.
P23/TI50/TO50			
P24/RxD0			
P25/TxD0	5-H	-	
P26/ASCK0/TI52/TO52	8-C	-	
P27/TI51/TO51			
P30/SI30			
P31/SO30	5-H	-	
P32/SCK30	8-C		
P33	13-P	-	Input: Independently connect to VDD0 via a resistor. Output: Leave open.
P34/TO00	5-H	-	Input: Independently connect to VDD0 or VSS0 via a
P35/TI000	8-C	-	resistor.
P36/TI010	0.0		Output: Leave open.
P40 to P47	5-H	-	Input: Independently connect to VDDO via a resistor. Output: Leave open.
P50 to P57	5-T	-	Input: Independently connect to VDD0 or VSS0 via a
P64 to P67	5-H	-	resistor.
P70/PCL			Output: Leave open.
P71/SDA0	13-R	-	Input: Independently connect to VDD0 via a
P72/SCL0			resistor. Output: Leave open.
P73/TO01	5-H	1	Input: Independently connect to VDD0 or VSS0 via a
P74/TI001	8-C	1	resistor.
P75/TI011			Output: Leave open.
P80/ANI01 to P87/ANI71	11-E	]	
P90/ANI00 to P97/ANI70			
C2RX	2	Input	Connect to V <sub>SS0</sub> via a resistor.
C2TX	3-B	Output	Leave open.
RESET	2	Input	_

#### Table 3-1. Pin I/O Circuit Types and Recommended Connection of Unused Pins (1/2)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
AVDD0	_	—	Connect to VDD0.
AVREFO			
AV <sub>REF1</sub>	-		
AVsso			Connect to Vsso.
AV <sub>SS1</sub>			
Vpp			Connect directly to Vsso or Vss1.

# Table 3-1. Pin I/O Circuit Types and Recommended Connection of Unused Pins (2/2)




Figure 3-1. Pin I/O Circuit List (1/2)




Figure 3-1. Pin I/O Circuit List (2/2)

## 4. DIFFERENCES BETWEEN $\mu \text{PD78F0833Y}$ AND MASK ROM VERSION

The  $\mu$ PD78F0833Y incorporates flash memory in which a program can be written, deleted, and overwritten while mounted on the board. Table 4-1 lists the differences between the  $\mu$ PD78F0833Y and the mask ROM versions.

#### Table 4-1. Difference Between $\mu$ PD78F0833Y and Mask ROM Version

Item	μPD78F0833Y	μPD780833Y	
Internal ROM capacity	60 KB		
Internal ROM structure	Flash memory	Mask ROM	
IC pin	Not provided	Provided	
VPP pin	Provided	Not provided	
Electrical specifications, recommended soldering conditions	Refer to the data sheet of individual products.		

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations on the commercial samples (CS) (not engineering sample, ES) of the mask ROM version.

# 5. MEMORY SIZE SWITCHING REGISTER (IMS)

This register sets the internal memory capacity by software. IMS is set with an 8-bit memory manipulation instruction. RESET input sets IMS to CFH.

## Figure 5-1. Format of Memory Size Switching Register (IMS)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
IMS	RAM2	RAM1	RAM0	0	ROM3	ROM2	ROM1	ROM0	FFF0H	CFH	R/W

RAM2	RAM1	RAM0	Selection of internal high-speed RAM capacity
1	1	0	1,024 bytes
Other th	Other than above		Setting prohibited

ROM3	ROM2	ROM1	ROM0	Selection of internal ROM capacity
1	1	0	0	48 KB
1	1	1	1	60 KB
Other th	Other than above			Setting prohibited

## 6. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)

This register sets the internal expansion RAM capacity by software. IXS is set with an 8-bit memory manipulation instruction. RESET input sets IXS to 0CH.

Caution The default value of IXS is 0CH (setting prohibited). Be sure to set 08H as the initial setting.

Figure 6-1. Format of Internal Expansion RAM Size Switching Register (IXS)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
IXS	0	0	0	IXRAM4	IXRAM3	IXRAM2	IXRAM1	IXRAM0	FFF4H	0CH	R/W

IXRAM4	IXRAM3	IXRAM2	IXRAM1	IXRAM0	Selection of internal high-speed RAM capacity
0	1	0	0	0	2,048 bytes
Other th	an above				Setting prohibited

## 7. FLASH MEMORY PROGRAMMING

Writing to flash memory can be performed without removing the memory from the target system. Writing is performed with the dedicated flash programmer Flashpro II (part number: FL-PR2) and Flashpro III (part number: FL-PR3 and PG-FP3) connected to the host machine and the target system. Moreover, writing to flash memory can also be performed using a flash memory writing adapter connected to Flashpro II or Flashpro III.

Remark FL-PR2 and FL-PR3 are products of Naito Densei Machida Mfg. Co., Ltd.

#### 7.1 Selection of Communication Mode


Writing to flash memory is performed using Flashpro II or Flashpro III via a serial communication mode. The communication mode is selected from those in Table 7-1. The selection of the communication mode is made by using the format shown in Figure 7-1. Each communication mode is selected by the number of VPP pulses shown in Table 7-1.

Communication Mode	Channels	Pin Used <sup>Note</sup>	VPP Pulses
3-wire serial I/O (SIO3)	2	SI30/P30 SO30/P31 SCK30/P32	2
		SI31/P20 SO31/P21 SCK31/P22	1

#### Table 7-1. List of Communication Modes

**Note** Shifting to the flash memory programming mode sets all pins not used for flash memory programming to the same state as immediately after reset. Therefore, all ports enter an output high-impedance state. If the external devices do not acknowledge an output high-impedance state, handling such as connecting to V<sub>DD</sub> via a resistor or connecting to V<sub>SS</sub> via a resistor is required.

# Cautions 1. Be sure to select the number of VPP pulses shown in Table 7-1 for the communication mode. 2. If performing write operations to flash memory via the UART communication mode, set the system clock oscillation frequency to 3 MHz or higher.



#### Figure 7-1. Format of Communication Mode Selection

#### 7.2 Flash Memory Programming Functions

Operations such as writing to flash memory are performed by various command/data transmission and reception operations according to the selected communication mode. Table 7-2 shows major functions of flash memory programming.


Function	Description
Reset	Used to detect write stop and communication synchronization.
Batch verify	Compares entire memory contents and input data.
Batch contents verify	Compares entire memory contents in the different modes.
Batch delete	Deletes the entire memory contents.
Batch blank check	Checks the deletion status of the entire memory.
High-speed write	Writes to flash memory according to write start address and number of write data (bytes).
Continuous write	Successively writes using the data input in a high-speed write operation.
Batch prewrite	Writes 00H to entire memory.
Status	Checks the current operation mode and whether operation has ended.
Oscillation frequency setting	Inputs the resonator oscillation frequency information.
Delete time setting	Inputs the memory delete time.
Silicon signature read	Outputs the device name, memory capacity, and device block information.

#### Table 7-2. Major Functions of Flash Memory Programming

#### 7.3 Flashpro II and Flashpro III Connection

The connection of the Flashpro II and Flashpro III and the  $\mu$ PD78F0833Y is shown in Figure 7-2.





n = 0, 1


#### 7.4 Flash Memory Programming by Self Write

With the  $\mu$ PD78F0833Y, it is possible to rewrite the flash memory using a program.

#### (1) Flash memory configuration

The configuration of the flash memory is shown in Figure 7-3.





#### (2) Flash programming mode control register (FLPMC)

The flash programming mode control register (FLPMC) is a register for checking the operating mode selection and V<sub>PP</sub> pin status.

FLPMC is set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears this register to 08H.

## Figure 7-4. Format of Flash Programming Mode Control Register (FLPMC)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
FLPMC	0	0	0	0	1	VPP	0	FLSPM0	FFCDH	08H <sup>Note 1</sup>	R/W <sup>Note 2</sup>

VPP	VPP pin voltage application status				
0	The voltage required for flash memory erase/write is not applied to VPP pin.				
1	Voltage greater than that of $V_{DD}$ pin is applied to $V_{PP}$ pin.				

FLS	SPM0	Operating mode selection
	0	Normal operating mode
	1	Self-write mode

Notes 1. Bit 2 changes depending on the level of the VPP pin.

2. Bit 2 is read-only.

Cautions 1. Be sure to set bits 1 and bits 4 to 7 to 0, and set bit 3 to 1.

The VPP bit indicates the status of the voltage applied to the VPP pin. If the VPP bit is 0, the voltage required for erase/write is not applied. However, even if VPP bit is 1, it does necessarily mean that the voltage required for erase/write is applied. Configure the hardware so that the voltage required for erase/write is applied to the VPP pin.

Also, if software will be used in addition to hardware to check that the voltage required for erase/write is applied, provide an external hardware detection circuit and use its output.

#### (3) Self-write procedure

The procedure for performing self write is shown below (see Figure 7-5).

- (1) Disable interrupts.
- (2) Designate the self-write mode (FLPMC = 09H).
- (3) Select register bank 3.
- (4) Specify the start address of the entry RAM for the HL register.
- (5) VPP: ON (ON signal for power supply IC)
- (6) Check the VPP level.
- (7) Initialize the flash subroutine.
- (8) Set the parameters.
- (9) Control the flash memory (erase, write, etc.).
- (10) VPP: OFF (OFF signal for power supply IC)
- (11) Designate the normal operating mode (FLPMC = 08H).




Figure 7-5. Self-Programming Flowchart

Note Differs depending on the user program.




Figure 7-6. Self-Write Timing

#### (4) CPU resources

The CPU resources used during self write are as follows:

- Register bank: BANK3 (8 bytes)
   B register: Status flag
   C register: Function number
  - HL register: Entry RAM area start address
- Stack area: Maximum 16 bytes
- Write data storage area: 1 to 256 bytes
- Entry RAM area: 32 bytes RAM area used by the self-write subroutines.
  - Can be specified by the user using the HL register.
- Status register

	7	6	5	4	3	2	1	0
	Parameter	_	_	Verify error	Write error	_	Blank check	_
s	etting error						error	

#### (5) Entry RAM area

A description of the entry RAM area is shown in Table 7-3.

#### Table 7-3. Entry RAM Area

Offset Value	Description
+0	Reserved area (1 byte)
+1	Reserved area (1 byte)
+2	Flash memory start address (2 bytes)
+4	Flash memory end address (2 bytes)
+6	Number of bytes written to flash memory (1 byte)
+7	Write time data (1 byte)
+8	Erase time data (3 bytes)
+11	Reserved area (3 bytes)
+14	Write data storage buffer start address (2 bytes)
+16	Total block number (1 byte)
+17	Total area number (1 byte)
+18	Reserved area (14 bytes)

Example When the value of the HL register of register bank 3 is 0FD00H 0FD00H: Status 0FD02H: Flash memory start address

0FD06H: Number of bytes written to flash memory

Next, the entry RAM area will be explained in detail.

#### (a) Flash memory start address

This is the flash memory address value used by the \_FlashByteWrite subroutine.

#### (b) Flash memory end address

This is the flash memory address value used by the \_FlashGetInfo subroutine.

#### (c) Number of bytes written in flash memory

Area number and number of bytes written in the flash memory.

#### (d) Write time data

Set the following values based on the operating frequency.

fx (MHz)	Setting Value
1.00 to 1.28	20H
1.29 to 2.56	40H
2.57 to 5.12	60H
5.13 to 8.38	80H

#### (e) Erase time data

Setting value = Erase time (s)  $\times$  Operating frequency/2<sup>9</sup> + 1 (Erase time range: 0.5 to 20 seconds)

Example Erase time: 2 seconds, operating frequency: 4.19 MHz

Setting value =  $2 \times 4194304/512 + 1$ 

- = 16385 (decimal)
- = 4001H (hexadecimal)

#### (f) Write data storage buffer start address

This area contains the start address of the write data storage buffer area. The RAM data (write data), for which the data in this area is specified as the address, is written to the flash memory (\_FlashByteWrite subroutine). The data in this area is specified as the start address and it is possible to specify up to a maximum of 256 bytes of write data.

#### (g) Total block number

This is the total flash memory block number used by the \_FlashGetInfo subroutine.

#### (h) Total area number

This is the total flash memory area used by the \_FlashGetInfo subroutine.

## (6) Self-write subroutines

The self-write subroutines and their functions are shown in Table 7-4 below.


Functio	n Number	Subroutine Name	Function		
Decimal	Hexadecimal				
0	00H	_FlashEnv	Initializes the flash subroutine.		
1	01H	_FlashSetEnv	Sets the parameters.		
2	02H	_FlashGetInfo	Reads flash memory data		
16	10H	_FlashAreaBlankCheck	Performs a blank check of a specified area.		
32	20H	_FlashAreaPreWrite	Performs prewrite for a specified area.		
48	30H	_FlashAreaErase	Erases a specified area.		
80	50H	_FlashByteWrite	Writes continuously in byte units.		
96	60H	_FlashAreaVerify	Performs internal verification of a specified area.		

Table 7-4. List of Self-Write Subroutines

#### (7) Self-write circuit configuration

The configuration of the self-write circuit is shown in Figure 7-7.





## 8. ELECTRICAL SPECIFICATIONS

#### Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ )

Parameter	Symbol	Conditions		Ratings	Unit
Supply voltage	VDD	VDD = AVDD = AVREF		-0.3 to +6.5	V
	AVDD				V
	AVREF				V
	VPP			-0.3 to +10.5	V
	AVss			-0.3 to +0.3	V
Input voltage	VII	P00 to P07, P20 to P27, P30 to P32, P34 to P47, P50 to P57, P64 to P67, P70 to P75, F P90 to P97, C2RX, X1, X2, RESET	-0.3 to V <sub>DD</sub> + 0.3	V	
	V <sub>12</sub>	P33 N-ch open-drain	-0.3 to +16	V	
Output voltage	Vo	P00 to P07, P20 to P27, P30 to P36, P40 t P57, P64 to P67, P70 to P75, P80 to P87, C2TX	-0.3 to V <sub>DD</sub> + 0.3	V	
Analog input voltage	Van	ANI00 to ANI70 Analog input pin ANI01 to ANI71	AVss - 0.3 to AVREF + 0.3 and -0.3 to VDD + 0.3	V	
Output current, high	Іон	Per pin for P00 to P07, P20 to P27, P30 to P36, P40 to P47, P50 to P57, P64 to P67, P75, P80 to P87, P90 to P97, C2TX	-10	mA	
		Total for all pins	-30	mA	
Output current, low <sup>Note</sup>	Iol	Per pin for P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57,	Peak value	20	mA
		P64 to P67, P70 to P75, P80 to P87, P90 to P97, C2TX	rms value	10	mA
		P33	Peak value	30	mA
			rms value	15	mA
		Total for all pins	Peak value	100	mA
			rms value	60	mA
Operating ambient	TA	During normal operation		-40 to +85	°C
temperature		During flash memory programming		+10 to +40	°C
Storage temperature	Tstg			-65 to +150	°C

**Note** The rms value should be calculated as follows: [rms value] = [Peak value]  $\times \sqrt{Duty}$ 

- Caution Product quality may suffer if the absolute maximum rating is exceeded for even single parameter or even momentarily. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions ensuring that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X2 XI VPP	Oscillation frequency (fx) <sup>Note 1</sup>		4.0		8.4	MHz
		Oscillation stabilization time <sup>Note 2</sup>				4	ms
Crystal resonator	X2 X1 V <sub>PP</sub>	Oscillation frequency (fx) <sup>Note 1</sup>		4.0		4.2	MHz
		Oscillation stabilization time <sup>Note 2</sup>				10	ms

#### System Clock Oscillator Characteristics ( $T_A = -40$ to $85^{\circ}C$ , $V_{DD} = 4.5$ to 5.5 V)

Notes 1. Indicates only oscillator characteristics.

2. Time required to stabilize oscillation after reset or STOP mode release.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a line through which a high fluctuating current flows.
- Always keep the ground point of the oscillator to the same potential as Vss1.
- Do not ground the capacitor to a ground pattern in which a high current flows.
- Do not fetch signals from the oscillator.
- **Remark** For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Caution When using the system clock oscillator, wiring in the area enclosed with the broken line in the above figures should be carried out as follows to avoid an adverse effect from wiring capacitance.

# Capacitance (T<sub>A</sub> = $25^{\circ}$ C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz Unmeasured pins returned to 0 V.			15	pF	
Output capacitance	Соит	f = 1 MHz Unmeasured pins returned to 0 V.			15	pF	
I/O capacitance	Сю	f = 1 MHz Unmeasured pins returned to 0 V.	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, P80 to P87, P90 to P97			15	pF
			P33			20	pF

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P21, P25, P31, I P73, P80 to P87	P34, P40 to P47, P64 to P67, P70 to , P90 to P97	0.7Vdd		Vdd	V
	VIH2	P00 to P07, P20 P36, P74, P75, Ī	0.8Vdd		Vdd	V	
	Vінз	P50 to P57		2.3		VDD	V
	VIH4	P33 (N-ch open-	drain)	0.7Vdd		15	V
	VIH5	X1, X2		Vdd - 0.5		VDD	V
	VIH6	C2RX		0.8Vdd		VDD + 0.2	V
Input voltage, Iow	VIL1	P21, P25, P31, I P73, P80 to P87	P34, P40 to P47, P64 to P67, P70 to , P90 to P97	0		0.3Vdd	V
	VIL2	P00 to P07, P20 P36, P74, P75, 0	, P22 to P24, P26, P27, P30, P32, P35, C2RX, RESET	0		0.2V <sub>DD</sub>	V
	VIL3	P50 to P57		0		0.75	V
	VIL4	P33 (N-ch open-	drain)	0		0.3VDD	V
	VIL5	X1, X2		0		0.4	V
Output voltage, high	V <sub>OH1</sub>	Іон = -1 mA	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57,	Vdd - 1.0		Vdd	V
	Vон2	Іон = -100 µА	P64 to P67, P70, P73 to P75, P80 to P87, P90 to P97, C2TX	Vdd - 0.5		Vdd	V
Output voltage,	V <sub>OL1</sub>	lo∟ = 15 mA	P33		0.4	2.0	V
low	Vol2	lo∟ = 1.6 mA	P71, P72			0.4	V
	Vol3	IoL = 1 mA	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57,			1.0	V
	Vol4	Ιοι = 500 μΑ	P64 to P67, P70, P73 to P75, P80 to P87, P90 to P97, C2TX			0.5	V
Input leakage current, high	Ілн	VIN = VDD	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, P80 to P87, P90 to P97, C2RX, RESET			3	μA
	ILIH2		X1			20	μA
	Іцнз	Vin = 15 V	P33			80	μA
Input leakage current, low	ILIL1	V <sub>IN</sub> = 0 V	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, P80 to P87, P90 to P97, C2RX, RESET			-3	μA
	ILIL2		X1			-20	μA
	ILIL3		P33			_3 <sup>Note</sup>	μA

#### DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = AV<sub>REF</sub> = 4.5 to 5.5 V)

- **Note** A low-level input leakage current of  $-200 \ \mu$ A (MAX.) flows only for 1 clock after a read instruction has been executed to P33 or port 33 (P33). At times other than this 1-clock interval a  $-3 \ \mu$ A (MAX.) current flows.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Output leakage current, high	Ігон	Vout = Vdd	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70, P73 to P75, P80 to P87, P90 to P97, C2TX			3	μΑ
Output leakage current, low	Ιίοι	Vout = 0 V	P00 to P07, P20 to P27, P30 to P36,P40 to P47, P50 to P57, P64 to P67,P70 to P75, P80 to P87, P90 to P97,C2TX			-3	μA
Software pull-up resistor	R1	V <sub>IN</sub> = 0 V	P00 to P07, P20 to P27, P30 to P32, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70, P73 to P75	15	30	90	kΩ
Supply	IDD1	4.19 MHz crystal	oscillation operation mode <sup>Note 2</sup>		6	12	mA
current <sup>Note 1</sup>		8.38 MHz crystal	8.38 MHz crystal oscillation operation modeNote 2		11	22	mA
	IDD2	4.19 MHz crystal	oscillation HALT modeNote 3		400	700	μA
		8.38 MHz crystal	.38 MHz crystal oscillation HALT mode <sup>Note 3</sup>			1,200	μA
	Idd3	STOP mode			0.1	30	μA

#### DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = AV<sub>REF</sub> = 4.5 to 5.5 V)

- **Notes 1.** Total current flowing in the internal power supply (VDD1 and VSS1). AVREF, AVDD, and port current (onchip pull-up resistor) are not included.
  - 2. During high-speed mode operation (when the processor clock control register (PCC) is set to 00H).
  - 3. During low-speed mode operation (when the processor clock control register (PCC) is set to 04H). The WTN0 operating current and the receive wait state operating current of the CLASS2 signal (when bits 5 and 4 (C2SC1 and C2SC0) of the class2 clock selection register (C2CLK) are set to 00B) are included.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## **AC Characteristics**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Cycle time	Тсү	Using ceramic resonator	0.238		8	μs
(Minimum instruction execution time)		Using crystal resonator	0.476		8	μs
TI000, TI010,	tтіно		2/fsam			μs
TI001, TI011 input	t⊤ilo		+ 0.1 <sup>Note</sup>			
high-/low-level width						
TI50, TI51, TI52	fTI5		0		2.5	MHz
input frequency						
TI50, TI51, TI52	tтін5		160			ns
input high-/low-level	t⊤il5					
width						
Interrupt request	tіnth	INTP0 to INTP7, P40 to P47	10			μs
input high-/low-level	tintl					
width						
RESET	trsl		10			μs
low-level width						

#### (1) Basic operation ( $T_A = -40$ to $+85^{\circ}C$ , $V_{DD} = 4.5$ to 5.5 V)

Note Selection of  $f_{sam} = fx$ , fx/4, fx/64 is available with bits 0 and 1 (PRM0n0, PRM0n1) of prescaler mode register On (PRM0n). However, if the TI00n valid edge is selected as the count clock, the value becomes  $f_{sam} = fx/8$  (n = 0, 1).

(2) Serial interface (T<sub>A</sub> = -40 to  $+85^{\circ}$ C, V<sub>DD</sub> = 4.5 to 5.5 V)

## (a) SIO3 3-wire serial I/O mode (internal clock output): SIO30, SIO31

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK3 cycle time	tkcy1		952			ns
SCK3 high-/low-level width	tĸнı, tĸ∟ı		tксү1/2 — 50			ns
SI3 <u>setup</u> time (to SCK3↑)	tsiki		100			ns
SI3 hold time (from SCK3↑)	tksii		400			ns
Delay time from SCK3↓ to SO3 output	tkso1	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the load capacitance of the  $\overline{SCK3}$  and SO3 output lines.

## (b) SIO3 3-wire serial I/O mode (external clock input): SIO30, SIO31

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK3 cycle time	tксү2		800			ns
SCK3 high-/low-level width	tкн2, tкL2		400			ns
SI3 setup time (to SCK3↑)	tsik2		100			ns
SI3 hold time (from SCK3↑)	tksi2		400			ns
Delay time from $\overline{SCK3}\downarrow$ to SO3 output	tĸso2	C = 100 pF <sup>Note</sup>			300	ns

Note C is the load capacitance of the SO3 output line.

## (c) UART0 (dedicated baud rate generator output)

Parameter	eter Symbol Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate					131,250	bps

## (d) UART0 (external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK0 cycle time	tксүз		800			ns
ASCK0 high-/low-level width	tĸнз, tĸ∟з		400			ns
Transfer rate					39,063	bps

#### (e) I<sup>2</sup>C bus mode

	Parameter	Symbol	Standa	rd Mode	High-Spe	ed Mode	Unit
			MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency		fsc∟	0	100	0	400	kHz
Bus free time (between stop and start condition)		<b>t</b> BUF	4.7		1.3		μs
Hold time <sup>Note 1</sup>		thd:sta	4.0		0.6		μs
SCL0 clock low-level width		tLOW	4.7		1.3		μs
SCL0 clock high-level width		tніgн	4.0		0.6		μs
Start/restart con	dition setup time	tsu:sta	4.7		0.6		μs
Data hold time	CBUS compatible master	thd:dat	5.0				μs
	I <sup>2</sup> C bus	] [	0 <sup>Note 2</sup>		O <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time		tsu:dat	250		100 <sup>Note 4</sup>		ns
SDA0 and SCL0	signal rise time	tR		1,000		300	ns
SDA0 and SCL0 signal fall time		t⊧		300		300	ns
Stop condition setup time		tsu:sto	4.0		0.6		μs
Capacitive load	per each bus line	Cb		400		400	pF

Notes 1. Upon occurrence of the start condition, the first clock pulse is generated after hold period.

- 2. To fill the undefined area of the SCL0 falling edge, it is necessary for the device to internally provide a SDA0 signal (on VIHmin. of SCL0 signal) with at least 300 ns of hold time.
- **3.** If the device does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time tHD:DAT needs to be fulfilled.
- **4.** The high-speed-mode I<sup>2</sup>C bus is available in the standard-mode I<sup>2</sup>C bus system. At this time, the conditions described below must be satisfied.
  - If the device does not extend the SCL0 signal low state hold time  $t_{\text{SU:DAT}} \geq 250 \mbox{ ns}$
  - If the device extends the SCL0 signal low state hold time
    - Be sure to transmit the next data bit to the SDA0 line before the SCL0 line is released ( $t_{Rmax.} + t_{SU:DAT} = 1,000 + 250 = 1,250$  ns by standard mode l<sup>2</sup>C bus specification).

#### (3) CLASS2 (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 4.5 to 5.5 V)

## (a) Internal clock count limit

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal clock cycle time	tcclk		467		510	ns

#### (b) In normal mode

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Rise transfer delay time (from C2TX↑ to C2RX↑)	tpdr				62 tcclк	μs
Fall transfer delay time (from C2TX↓ to C2RX↓)	<b>t</b> PDF				62 tcclк	μs

## (c) In $\times$ 4 speed mode

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Rise transfer delay time (from C2TX↑ to C2RX↑)	<b>t</b> PDRX				8 tсськ	μs
Fall transfer delay time (from C2TX↓ to C2RX↓)	<b>t</b> PDFX				8 tсськ	μs


#### (d) Transmit and receive pulse width (in normal mode)

Symbol	tхміn	tхиом	tхмах	trmin	trмах	Unit
When Passive "0", Active "1"	60	64	68	37	91 or lower	μs
When Passive "1", Active "0"	122	128	134	100	157 or lower	μs
When Active "SOF"	193	200	207	170	230	μs
When Passive "EOF"	271	280	289	249	320 or lower	μs
Idle point				320 or higher	8 tcclk	μs
When Active "Break"	768			249 or higher		μs


#### (e) Transmit and receive pulse width (in ×4 speed mode)

Symbol	tхміn	tхиом	tхмах	<b>t</b> RMIN	trmax	Unit
When Passive "0", Active "1"	15	16	17	10	22	μs
When Passive "1", Active "0"	30	32	34	25	39	μs
When Active "SOF"	48	50	52	43	57	μs
When Passive "EOF"	68	70	72	63	80	μs
Idle point				80	8 tcclk	μs
When Active "Break"	768			63		μs


## AC Timing Test Points (Excluding X1 Input)




## **Clock Timing**




## **TI Timing**



## Interrupt Request Input Timing




## **RESET** Input Timing




## Serial Transfer Timing


## 3-wire serial I/O mode:




## UART mode (external clock input):



## I<sup>2</sup>C bus mode



## CLASS2 Transfer Waveform (Example of Short Pulse Width)



Remarks 1. The meanings of the symbols in above figure are as follows.

- tPDR: CLASS2 transceiver rise transfer delay time in normal mode
- tPDF: CLASS2 transceiver fall transfer delay time in normal mode
- tPDRX: CLASS2 transceiver rise transfer delay time in  $\times$ 4 speed mode
- tPDFx: CLASS2 transceiver fall transfer delay time in ×4 speed mode
- 2. The values of tPDR, tPDF, tPDRX, and tPDFX can be specified using the class 2 rise transfer delay time correct register (C2PDR) and the class 2 fall transfer delay time correct register (C2PDF).

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error <sup>Note</sup>					±0.6	%FSR
Conversion time	tсоми		14		100	μs
Analog input voltage	VIAN		AVss		AVREF	V
AVREF resistance	RAIREF		9.5	15	37	kΩ

## A/D Converter Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = AV<sub>REF</sub> = 4.5 to 5.5 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V)


Note Excluding quantization error (±1/2%FSR). This value is indicated as a ratio to the full-scale value.

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics ( $T_A = -40$  to  $+85^{\circ}C$ )


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	Vdddr		2.0		5.5	V
Data retention power supply current	Idddr	VDDDR = 2.0 V		0.1	10	μA
Release signal set time	tsrel		0			μs
Oscillation stabilization wait time	twait	Release by RESET		2 <sup>17</sup> /fx		ms
		Release by interrupt request		Note		ms

**Note** Selection of 2<sup>12</sup>/fx, 2<sup>14</sup>/fx, 2<sup>15</sup>/fx, 2<sup>16</sup>/fx, and 2<sup>17</sup>/fx is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).

## Data Retention Timing (STOP Mode Release by RESET)



## Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal)



Flash Memory Programming Characteristics (VDD = 2.7 to 5.5 V, Vss = 0 V, VPP = 9.7 to 10.3 V)

## (1) Basic Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VDD supply voltage	VDD	Operating voltage during write operation	4.5		5.5	V
VPP supply voltage	VPPL	When detecting VPP low level	0		0.2VDD	V
	VPP	When programming flash memory	9.7	10.0	10.3	V
VPP supply current	Ірр	V <sub>PP</sub> = 10.0 V			100	mA
Programming temperature	TPRG		+10		+40	°C
Write time	CWRT	$T_{PRG} = +10 \text{ to } +40^{\circ}\text{C}$	20	20	20	Times

**Remark** The operating clock range in flash memory programming mode is the same as in normal operating mode.


## (2) Write Operation Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VPP set time	<b>t</b> PSRON	VPP high voltage	1.0			μs
Set time from V <sub>DD</sub> ↑ to V <sub>PP</sub> ↑	<b>t</b> DRPSR	VPP high voltage	1.0			μs
Set time from $V_{PP}\uparrow$ to $\overline{RESET}\uparrow$	<b>t</b> PSRRF	VPP high voltage	1.0			μs
Time from RESET↑ to V <sub>PP</sub> count start	<b>t</b> RFCF		1.0			μs
Count execution time	tcount				2.0	ms
VPP counter high-/low-level width	tсн, tc∟		8.0			μs
VPP counter noise elimination width	tNFW			40		ns

## (3) Self-Programming Characteristics


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time from $V_{PP}\downarrow$ to $\overline{RESET}\uparrow$	<b>t</b> PAFRF		0			μs
Time from RESET↓ to VDD	<b>t</b> RFDF		0			μs

## Flash Write Mode Setting Timing



## 9. PACKAGE DRAWING

## 80-PIN PLASTIC QFP (14x14)



## NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	17.20±0.20
В	14.00±0.20
С	14.00±0.20
D	17.20±0.20
F	0.825
G	0.825
Н	0.32±0.06
I	0.13
J	0.65 (T.P.)
K	1.60±0.20
L	0.80±0.20
М	$0.17\substack{+0.03 \\ -0.07}$
N	0.10
Р	1.40±0.10
Q	0.125±0.075
R	$3^{\circ + 7^{\circ}}_{-3^{\circ}}$
S	1.70 MAX.
	P80GC-65-8BT-1

## **10. RECOMMENDED SOLDERING CONDITIONS**

The  $\mu$ PD78F0833Y should be soldered and mounted under the following recommended conditions. For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

## Table 10-1. Surface Mounting Type Soldering Conditions

#### $\mu$ PD78F0833YGC-8BT: 80-pin plastic QFP (14 $\times$ 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Three times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	IR35-107-3
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Three times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	VP15-107-3
Wave soldering	Solder bath temperature: 260°C max., Time 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

## APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the  $\mu$ PD78F0833Y. Also refer to (5) Cautions on using development tools.

## (1) Language Processing Software

RA78K0	Assembler package common to 78K/0 Series
СС78К0	C compiler package common to 78K/0 Series
DF780833	Device file for $\mu$ PD780833Y Subseries
CC78K0-L	C compiler library source file common to 78K/0 Series

## (2) Flash Memory Writing Tools

Flashpro II (FL-PR2), Flashpro III (FL-PR3, PG-FP3)	Flash programmer dedicated to on-chip flash memory microcontroller
FA-80GC	Adapter for flash memory writing used with connected to Flashpro II or Flashpro III. 80-pin plastic QFP (GC-8BT type).

## (3) Debugging Tools

## • When using in-circuit emulator IE-78K0-NS

IE-78K0-NS	In-circuit emulator common to 78K/0 Series
IE-70000-MC-PS-B	Power supply unit for IE-78K0-NS
IE-70000-98-IF-C	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs) (C bus supported)
IE-70000-CD-IF-A	PC card and interface cable when using notebook PC as host machine (PCMCIA socket supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT <sup>™</sup> compatible as host machine (ISA bus supported)
IE-70000-PCI-IF-A	Adapter necessary when using on-chip PCI bus PC as host machine
IE-780833-NS-EM4	Emulation board to emulate $\mu$ PD780833Y Subseries
IE-78K0-NS-P02	I/O board necessary when using IE-780833-NS-EM4
NP-80GC	Emulation probe for 80-pin plastic QFP (GC-8BT type)
EV-9200GC-80	Conversion socket for connecting target system board designed to mount an 80-pin plastic QFP (GC-8BT type) and NP-80GC
ID78K0-NS	Integrated debugger for IE-78K0-NS
SM78K0	System simulator common to 78K/0 Series
DF780833	Device file common to $\mu$ PD780833Y Subseries

r	
IE-78001-R-A	In-circuit emulator common to 78K/0 Series
IE-70000-98-IF-C	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs) (C bus supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT compatible as host machine (ISA bus supported)
IE-70000-PCI-IF	Adapter necessary when using on-chip PCI bus PC as host machine
IE-78000-R-SV3	Interface adapter and cable when using EWS as host machine
IE-780833-NS-EM4	Emulation board to emulate $\mu$ PD780833Y Subseries
IE-78K0-NS-P02	I/O board necessary to use IE-780833-NS-EM4
IE-78K0-R-EX1	Emulation probe conversion board necessary to use IE-780833-NS-EM4 + IE-78K0-NS-P02 on IE- 78001-R-A
EP-78230GC-R	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
EV-9200GC-80	Conversion socket to connect target system board for 64-pin plastic QFP (GC-AB8 type) and EP-78230GC-R
ID78K0	Integrated debugger for IE-78001-R-A
SM78K0	System simulator common to 78K/0 Series
DF780833	Device file common to $\mu$ PD780833Y Subseries

## • When using in-circuit emulator IE-78001-R-A

## (4) Real-time OS

RX78K0	Real-time OS for 78K/0 Series
MX78K0	OS for 78K/0 Series

## (5) Cautions on using development tools

- The ID78K0-NS, ID78K0, and SM78K0 are used in combination with the DF780833.
- The CC78K0 and RX78K0 are used in combination with the RA78K0 and the DF780833.
- The FL-PR2, FL-PR3, FA-80GC, and NP-80GC are products made by Naito Densei Machida Mfg. Co., Ltd. (TEL: +81-44-822-3813).
- For third-party development tools, see the Single-Chip Microcontroller Development Tool Selection Guide (U11069E).
- The host machines and OSs supporting each software are as follows.


Host Machine	PC	EWS
[OS] Software	PC-9800 series [Windows™] IBM PC/AT compatible [Japanese/English Windows]	HP9000 series 700 <sup>™</sup> [HP-UX <sup>™</sup> ] SPARCstation <sup>™</sup> [SunOS <sup>™</sup> , Solaris <sup>™</sup> ] NEWS <sup>™</sup> (RISC) [NEWS-OS <sup>™</sup> ]
RA78K0	Note	$\checkmark$
СС78К0	√ Note	$\checkmark$
ID78K0-NS	1	_
ID78K0	1	$\checkmark$
SM78K0	1	_
RX78K0	Note	$\checkmark$
MX78K0	Note	$\checkmark$

Note DOS-based software

Conversion Socket (EV-9200GC-80) Package Drawing and Recommended Board Mounting Pattern

Figure A-1. EV-9200GC-80 Package Drawing (for reference) (unit: mm)


Based on EV-9200GC-80 (1) Package drawing (in mm)



		EV-9200GC-80-G0E
ITEM	MILLIMETERS	INCHES
А	18.0	0.709
В	14.4	0.567
С	14.4	0.567
D	18.0	0.709
Е	4-C 2.0	4-C 0.079
F	0.8	0.031
G	6.0	0.236
Н	16.0	0.63
I	18.7	0.736
J	6.0	0.236
К	16.0	0.63
L	18.7	0.736
М	8.2	0.323
0	8.0	0.315
Ν	2.5	0.098
Р	2.0	0.079
Q	0.35	0.014
R	ø2.3	ø0.091
S	1.5	0.059

Figure A-2. EV-9200GC-80 Recommended Board Mounting Pattern (for reference) (unit: mm)

Based on EV-9200GC-80 (2) Pad drawing (in mm)



EV-9200GC-80-P1E

ITEM	MILLIMETERS	INCHES
Α	19.7	0.776
В	15.0	0.591
С	$0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$	$0.026^{+0.001}_{-0.002} \times 0.748 {=} 0.486  {}^{+0.003}_{-0.002}$
D	$0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$	$0.026^{+0.001}_{-0.002}  0.748{=}0.486  {}^{+0.003}_{-0.002}$
Е	15.0	0.591
F	19.7	0.776
G	6.0±0.05	0.236 <sup>+0.003</sup> -0.002
Н	6.0±0.05	0.236 <sup>+0.003</sup> -0.002
I	0.35±0.02	$0.014^{+0.001}_{-0.001}$
J	¢2.36±0.03	$\phi_{0.093^{+0.001}_{-0.002}}$
К	¢2.3	¢0.091
L	¢1.57±0.03	Ø0.062 <sup>+0.001</sup> -0.002

**Caution** Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

## APPENDIX B. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

## **Documents Related to Devices**

Document Name	Document No.
$\mu$ PD780833Y Subseries User's Manual	U13892E
μPD780833Y Data Sheet	U15012E
μPD78F0833Y Data Sheet	This document
78K/0 Series User's Manual Instructions	U12326E
78K/0, 78K/0S Series Application Note Flash Memory Write	U14458E

### Documents Related to Development Tools (User's Manuals)

Document Name		Document No.
RA78K0 Assembler Package	Operation	U11802E
	Language	U11801E
	Structured Assembly Language	U11789E
CC78K0 C Compiler	Operation	U11517E
	Language	U11518E
PG-FP3 Flash Memory Programmer		U13502E
IE-78K0-NS		U13731E
IE-78K0-R-EX1		To be prepared
IE-780833-NS-EM4		To be prepared
SM78K0S, SM78K0 System Simulator Windows Based	Operation	U14611E
SM78K Series System Simulator Ver. 2.10 or Later	External Part User Open Interface Specifications	To be prepared
ID78K0-NS Integrated Debugger Ver. 2.00 or Later Windows Based	Operation	U14379E
ID78K0 Integrated Debugger Windows Based	Guide	U11649E
	Reference	U11539E

## Caution The above related documents are subject to change without notice. Be sure to read the latest documents before designing.

## Documents Related to Embedded Software (User's Manuals)

Document Name		Document No.
78K/0 Series Real-Time OS	Fundamentals	U11537E
	Installation	U11536E
78K/0 Series OS MX78K0	Fundamental	U12257E

## Other Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM)	X13769X
Semiconductor Device Mounting Technology Manual	C10535E
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

# Caution The above related documents are subject to change without notice. Be sure to read the latest documents before designing.

[MEMO]

## NOTES FOR CMOS DEVICES -

## **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### **(2)** HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Purchase of NEC I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

FIP and IEBus are trademarks of NEC Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

## **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### NEC Electronics Inc. (U.S.) Santa Clara, California

Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

## **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

#### NEC Electronics (UK) Ltd. Milton Keynes, UK Tel: 01908-691-133

Fax: 01908-670-290

## NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

## NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

## NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 **NEC Electronics Hong Kong Ltd.** Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

## NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829

J00.7

• The information in this document is current as of October, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
   "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
   developed based on a customer-designated "quality assurance program" for a specific application. The
   recommended applications of a semiconductor product depend on its quality grade, as indicated below.
   Customers must check the quality grade of each semiconductor product before using it in a particular
   application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).